

## Low-Power, Stereo CODEC with Headphone and Speaker Amps

### Stereo CODEC

- ◆ High Performance Stereo ADC and DAC
  - 99 dB (ADC), 98 dB (DAC) Dyn. Range (A-wtd)
  - -88 dB THD+N
- ◆ Flexible Stereo Analog Input Architecture
  - 4:1 Analog Input MUX
  - Analog Input Mixing
  - Analog Passthrough with Volume Control
  - Analog Programmable Gain Amplifier (PGA)
- ◆ Programmable Automatic Level Control (ALC)
  - Noise Gate for Noise Suppression
  - Programmable Threshold and Attack/Release Rates
- ◆ Dual MIC Inputs
  - Differential or Single-ended
  - +16 dB to +32 dB with 1-dB step Mic Pre-Amplifiers
  - Programmable, Low-noise MIC Bias Levels
- ◆ Digital Signal Processing Engine
  - Bass and Treble Tone Control, De-emphasis
  - Master Vol. and Independent PCM SDIN + ADC SDOUT Mix Volume Control
  - Soft-Ramp and Zero-Cross Transitions
  - Programmable Peak-detect and Limiter
  - Beep Generator w/Full Tone Control


### Class D Stereo/Mono Speaker Amplifier

- ◆ No External Filter Required
- ◆ High-power Stereo Output at 10% THD+N
  - 2 x 1.00 W into 8 Ω @ 5.0 V
  - 2 x 550 mW into 8 Ω @ 3.7 V
  - 2 x 230 mW into 8 Ω @ 2.5 V
- ◆ High-power Mono Output at 10% THD+N
  - 1 x 1.90 W into 4 Ω @ 5.0 V
  - 1 x 1.00 W into 4 Ω @ 3.7 V
  - 1 x 350 mW into 4 Ω @ 2.5 V
- ◆ Direct Battery-powered Operation
  - Battery Level Monitoring and Compensation
- ◆ 81% Efficiency at 800 mW
- ◆ Phase-aligned PWM Output Reduces Idle Channel Current
- ◆ Spread Spectrum Modulation
- ◆ Low Quiescent Current

### Stereo Headphone Amplifier

- ◆ Ground-centered Outputs
  - No DC-Blocking Capacitors Required
  - Integrated Negative Voltage Regulator
- ◆ High-power Output at -75 dB THD+N
  - 2 x 23 mW Into 16 Ω @ 1.8 V
  - 2 x 44 mW Into 16 Ω @ 2.5 V

(Features continued on page 2)



## System Features

- ◆ 12, 24, and 27 MHz Master Clock Support in Addition to Typical Audio Clock Rates
- ◆ High-performance 24-bit Converters
  - Multi-bit Delta-Sigma Architecture
  - Very Low 64Fs Oversampling Clock Reduces Power Consumption
- ◆ Low-power Operation
  - Stereo Analog Passthrough: 10 mW @ 1.8 V
  - Stereo Playback: 14 mW @ 1.8 V
  - Stereo Rec. and Playback: 23 mW @ 1.8 V
- ◆ Variable Power Supplies
  - 1.8 V to 2.5 V Digital and Analog
  - 1.6 V to 5 V Class D Amplifier
  - 1.8 V to 2.5 V Headphone Amplifier
  - 1.8 V to 3.3 V Interface Logic
- ◆ Power-down Management
  - ADC, DAC, CODEC, MIC Pre-Amplifier, PGA, Headphone Amplifier, Speaker Amplifier
- ◆ Analog and Digital Routing/Mixes:
  - Line/Headphone Out = Analog In (ADC Bypassed)
  - Line/Headphone/Speaker Out = ADC + Digital In
  - Digital Out = ADC + Digital In
  - Internal Digital Loopback
  - Mono Mixes
- ◆ Flexible Clocking Options
  - Master or Slave Operation
  - High-impedance Digital Output Option (for easy MUXing between CODEC and other data sources)
  - Quarter-speed Mode - (i.e. allows 8 kHz Fs while maintaining a flat noise floor up to 16 kHz)
  - 4 kHz to 96 kHz Sample Rates
- ◆ I<sup>2</sup>C™ Control Port Operation
- ◆ Headphone/Speaker Detection Input
- ◆ Pop and Click Suppression

## Applications

- ◆ Digital Voice Recorders, Digital Cameras, and Camcorders
- ◆ PDA's
- ◆ Personal Media Players
- ◆ Portable Game Consoles

## General Description

The CS42L52 is a highly integrated, low-power stereo CO-DEC with headphone and Class D speaker amplifiers. The CS42L52 offers many features suitable for low-power, portable system applications.

The **ADC input path** allows independent channel control of a number of features. Input summing amplifiers mix and select line-level and/or microphone-level inputs for each channel. The microphone input path includes a selectable programmable-gain pre-amplifier stage and a low-noise MIC bias voltage supply. A PGA is available for line or microphone inputs and provides analog gain with soft-ramp and zero-cross transitions. The ADC also features a digital volume control with soft ramp transitions. A programmable ALC and Noise Gate monitor the input signals and adjust the volume levels appropriately. To conserve power, the ADC may be bypassed while still allowing full analog volume control.

The **DAC output path** includes a digital signal processing engine with various fixed-function controls. Tone Control provides bass and treble adjustment of four selectable corner frequencies. The Digital Mixer provides independent volume control for both the ADC output and PCM input signal paths, as well as a master volume control. Digital Volume controls may be configured to change on soft-ramp transitions while the analog controls can be configured to occur on every zero crossing. The DAC also includes de-emphasis, limiting functions and a BEEP generator, delivering tones selectable across a range of two full octaves.

The **stereo headphone amplifier** is powered from a separate positive supply and the integrated **charge pump** provides a negative supply. This allows a ground-centered, analog output with a wide signal swing and eliminates external DC-blocking capacitors.

The **Class D stereo speaker amplifier** does not require an external filter and provides the high-efficiency amplification required by power-sensitive portable applications. The speaker amplifier may be powered directly from a battery while the internal DC supply monitoring and compensation provides a constant gain level as the battery's voltage decays.

In addition to its many features, the CS42L52 operates from a low-voltage analog and digital core making it ideal for portable systems that require extremely low power consumption in a minimal amount of space.

The CS42L52 is available in a 40-pin QFN package in Commercial (-40 to +85 °C) grade. The CS42L52 Customer Demonstration board is also available for device evaluation and implementation suggestions. Refer to "[Ordering Information](#)" on page 81 for complete ordering information.

---

**TABLE OF CONTENTS**

<b>1. PIN DESCRIPTIONS .....</b>	<b>8</b>
1.1 I/O Pin Characteristics .....	10
<b>2. TYPICAL CONNECTION DIAGRAM .....</b>	<b>11</b>
<b>3. CHARACTERISTIC AND SPECIFICATIONS .....</b>	<b>12</b>
RECOMMENDED OPERATING CONDITIONS .....	12
ABSOLUTE MAXIMUM RATINGS .....	12
ANALOG INPUT CHARACTERISTICS .....	13
ADC DIGITAL FILTER CHARACTERISTICS .....	14
ANALOG OUTPUT CHARACTERISTICS .....	15
ANALOG PASSTHROUGH CHARACTERISTICS .....	16
PWM OUTPUT CHARACTERISTICS .....	17
HEADPHONE OUTPUT POWER CHARACTERISTICS .....	18
LINE OUTPUT VOLTAGE LEVEL CHARACTERISTICS .....	19
COMBINED DAC INTERPOLATION AND ONCHIP ANALOG FILTER RESPONSE .....	19
SWITCHING SPECIFICATIONS - SERIAL PORT .....	20
SWITCHING SPECIFICATIONS - I <sup>2</sup> C CONTROL PORT .....	21
DC ELECTRICAL CHARACTERISTICS .....	22
DIGITAL INTERFACE SPECIFICATIONS AND CHARACTERISTICS .....	22
POWER CONSUMPTION .....	23
<b>4. APPLICATIONS .....</b>	<b>24</b>
4.1 Overview .....	24
4.1.1 Basic Architecture .....	24
4.1.2 Line and MIC Inputs .....	24
4.1.3 Line and Headphone Outputs .....	24
4.1.4 Speaker Driver Outputs .....	24
4.1.5 Fixed Function DSP Engine .....	24
4.1.6 Beep Generator .....	24
4.1.7 Power Management .....	24
4.2 Analog Inputs .....	25
4.2.1 MIC Inputs .....	26
4.2.2 Automatic Level Control (ALC) .....	26
4.2.3 Noise Gate .....	27
4.3 Analog Outputs .....	28
4.3.1 Beep Generator .....	29
4.3.2 Limiter .....	30
4.4 Analog In to Analog Out Passthrough .....	31
4.4.1 Overriding the ADC Power Down .....	31
4.4.2 Overriding the PGA Power Down .....	32
4.5 PWM Outputs .....	32
4.5.1 Mono Speaker Output Configuration .....	32
4.5.2 VP Battery Compensation .....	33
4.5.2.1 Maintaining a Desired Output Level .....	33
4.6 Serial Port Clocking .....	33
4.7 Digital Interface Formats .....	35
4.7.1 DSP Mode .....	35
4.8 Initialization .....	36
4.9 Recommended Power-up Sequence .....	37
4.10 Recommended Power-Down Sequence .....	37
4.11 Required Initialization Settings .....	37
4.12 Control Port Operation .....	38
4.12.1 I <sup>2</sup> C Control .....	38
4.12.2 Memory Address Pointer (MAP) .....	39

---

4.12.2.1 Map Increment (INCR) .....	39
<b>5. REGISTER QUICK REFERENCE .....</b>	<b>40</b>
<b>6. REGISTER DESCRIPTION .....</b>	<b>42</b>
6.1 Chip I.D. and Revision Register (Address 01h) (Read Only) .....	42
6.1.1 Chip I.D. (Read Only) .....	42
6.1.2 Chip Revision (Read Only) .....	42
6.2 Power Control 1 (Address 02h) .....	42
6.2.1 Power Down ADC Charge Pump .....	42
6.2.2 Power Down PGAx .....	42
6.2.3 Power Down ADCx .....	43
6.2.4 Power Down .....	43
6.3 Power Control 2 (Address 03h) .....	43
6.3.1 Power Down ADC Override .....	43
6.3.2 Power Down MICx .....	43
6.3.3 Power Down MIC Bias .....	43
6.4 Power Control 3 (Address 04h) .....	44
6.4.1 Headphone Power Control .....	44
6.4.2 Speaker Power Control .....	44
6.5 Clocking Control (Address 05h) .....	44
6.5.1 Auto-Detect .....	44
6.5.2 Speed Mode .....	45
6.5.3 32kHz Sample Rate Group .....	45
6.5.4 27 MHz Video Clock .....	45
6.5.5 Internal MCLK/LRCK Ratio .....	45
6.5.6 MCLK Divide By 2 .....	46
6.6 Interface Control 1 (Address 06h) .....	46
6.6.1 Master/Slave Mode .....	46
6.6.2 SCLK Polarity .....	46
6.6.3 ADC Interface Format .....	46
6.6.4 DSP Mode .....	46
6.6.5 DAC Interface Format .....	47
6.6.6 Audio Word Length .....	47
6.7 Interface Control 2 (Address 07h) .....	47
6.7.1 SCLK equals MCLK .....	47
6.7.2 SDOUT to SDIN Digital Loopback .....	47
6.7.3 Tri-State Serial Port Interface .....	48
6.7.4 Speaker/Headphone Switch Invert .....	48
6.7.5 MIC Bias Level .....	48
6.8 Input x Select: ADCA and PGAA (Address 08h), ADCB and PGAB (Address 09h) .....	48
6.8.1 ADC Input Select .....	48
6.8.2 PGA Input Mapping .....	49
6.9 Analog and HPF Control (Address 0Ah) .....	49
6.9.1 ADCx High-Pass Filter .....	49
6.9.2 ADCx High-Pass Filter Freeze .....	49
6.9.3 Ch. x Analog Soft Ramp .....	49
6.9.4 Ch. x Analog Zero Cross .....	49
6.10 ADC HPF Corner Frequency (Address 0Bh) .....	50
6.10.1 HPF x Corner Frequency .....	50
6.11 Misc. ADC Control (Address 0Ch) .....	50
6.11.1 Analog Front-End Volume Setting B=A .....	50
6.11.2 Digital MUX .....	50
6.11.3 Digital Sum .....	50
6.11.4 Invert ADC Signal Polarity .....	51
6.11.5 ADC Mute .....	51

6.12 Playback Control 1 (Address 0Dh) .....	51
6.12.1 Headphone Analog Gain .....	51
6.12.2 Playback Volume Setting B=A .....	51
6.12.3 Invert PCM Signal Polarity .....	52
6.12.4 Master Playback Mute .....	52
6.13 Miscellaneous Controls (Address 0Eh) .....	52
6.13.1 Passthrough Analog .....	52
6.13.2 Passthrough Mute .....	52
6.13.3 Freeze Registers .....	52
6.13.4 HP/Speaker De-emphasis .....	53
6.13.5 Digital Soft Ramp .....	53
6.13.6 Digital Zero Cross .....	53
6.14 Playback Control 2 (Address 0Fh) .....	54
6.14.1 Headphone Mute .....	54
6.14.2 Speaker Mute .....	54
6.14.3 Speaker Volume Setting B=A .....	54
6.14.4 Speaker Channel Swap .....	54
6.14.5 Speaker MONO Control .....	54
6.14.6 Speaker Mute 50/50 Control .....	54
6.15 MICx Amp Control:MIC A (Address 10h) and MIC B (Address 11h) .....	55
6.15.1 MIC x Select .....	55
6.15.2 MICx Configuration .....	55
6.15.3 MICx Gain .....	55
6.16 PGAx Vol. and ALCx Transition Ctl.: ALC, PGA A (Address 12h) and ALC, PGA B (Address 13h) .....	55
6.16.1 ALCx Soft Ramp Disable .....	55
6.16.2 ALCx Zero Cross Disable .....	56
6.16.3 PGAx Volume .....	56
6.17 Passthrough x Volume: PASSAVOL (Address 14h) and PASSBVOL (Address 15h) .....	57
6.17.1 Passthrough x Volume .....	57
6.18 ADCx Volume Control: ADCAVOL (Address 16h) and ADCBVOL (Address 17h) .....	57
6.18.1 ADCx Volume .....	57
6.19 ADCx Mixer Volume: ADCA (Address 18h) and ADCB (Address 19h) .....	58
6.19.1 ADC Mixer Channel x Mute .....	58
6.19.2 ADC Mixer Channel x Volume .....	58
6.20 PCMx Mixer Volume: PCMA (Address 1Ah) and PCMB (Address 1Bh) .....	58
6.20.1 PCM Mixer Channel x Mute .....	58
6.20.2 PCM Mixer Channel x Volume .....	58
6.21 Beep Frequency and On Time (Address 1Ch) .....	59
6.21.1 Beep Frequency .....	59
6.21.2 Beep On Time .....	60
6.22 Beep Volume and Off Time (Address 1Dh) .....	60
6.22.1 Beep Off Time .....	60
6.22.2 Beep Volume .....	61
6.23 Beep and Tone Configuration (Address 1Eh) .....	61
6.23.1 Beep Configuration .....	61
6.23.2 Beep Mix Disable .....	61
6.23.3 Treble Corner Frequency .....	62
6.23.4 Bass Corner Frequency .....	62
6.23.5 Tone Control Enable .....	62
6.24 Tone Control (Address 1Fh) .....	62
6.24.1 Treble Gain .....	62
6.24.2 Bass Gain .....	63
6.25 Master Volume Control: MSTA (Address 20h) and MSTB (Address 21h) .....	63

6.25.1 Master Volume Control .....	63
6.26 Headphone Volume Control: HPA (Address 22h) and HPB (Address 23h) .....	63
6.26.1 Headphone Volume Control .....	63
6.27 Speaker Volume Control: SPKA (Address 24h) and SPKB (Address 25h) .....	64
6.27.1 Speaker Volume Control .....	64
6.28 ADC and PCM Channel Mixer (Address 26h) .....	64
6.28.1 PCM Mix Channel Swap .....	64
6.28.2 ADC Mix Channel Swap .....	64
6.29 Limiter Control 1, Min/Max Thresholds (Address 27h) .....	65
6.29.1 Limiter Maximum Threshold .....	65
6.29.2 Limiter Cushion Threshold .....	65
6.29.3 Limiter Soft Ramp Disable .....	65
6.29.4 Limiter Zero Cross Disable .....	66
6.30 Limiter Control 2, Release Rate (Address 28h) .....	66
6.30.1 Peak Detect and Limiter .....	66
6.30.2 Peak Signal Limit All Channels .....	66
6.30.3 Limiter Release Rate .....	66
6.31 Limiter Attack Rate (Address 29h) .....	67
6.31.1 Limiter Attack Rate .....	67
6.32 ALC Enable and Attack Rate (Address 2Ah) .....	67
6.32.1 ALCx Enable .....	67
6.32.2 ALC Attack Rate .....	67
6.33 ALC Release Rate (Address 2Bh) .....	68
6.33.1 ALC Release Rate .....	68
6.34 ALC Threshold (Address 2Ch) .....	68
6.34.1 ALC Maximum Threshold .....	68
6.34.2 ALC Minimum Threshold .....	69
6.35 Noise Gate Control (Address 2Dh) .....	69
6.35.1 Noise Gate All Channels .....	69
6.35.2 Noise Gate Enable .....	69
6.35.3 Noise Gate Threshold and Boost .....	70
6.35.4 Noise Gate Delay Timing .....	70
6.36 Status (Address 2Eh) (Read Only) .....	70
6.36.1 Serial Port Clock Error (Read Only) .....	70
6.36.2 DSP Engine Overflow (Read Only) .....	71
6.36.3 PCMX Overflow (Read Only) .....	71
6.36.4 ADCx Overflow (Read Only) .....	71
6.37 Battery Compensation (Address 2Fh) .....	71
6.37.1 Battery Compensation .....	71
6.37.2 VP Monitor .....	71
6.37.3 VP Reference .....	72
6.38 VP Battery Level (Address 30h) (Read Only) .....	72
6.38.1 VP Voltage Level (Read Only) .....	72
6.39 Speaker Status (Address 31h) (Read Only) .....	72
6.39.1 Speaker Current Load Status (Read Only) .....	72
6.39.2 SPKR/HP Pin Status (Read Only) .....	73
6.40 Charge Pump Frequency (Address 34h) .....	73
6.40.1 Charge Pump Frequency .....	73
<b>7. ANALOG PERFORMANCE PLOTS</b> .....	<b>74</b>
7.1 Headphone THD+N versus Output Power Plots .....	74
<b>8. EXAMPLE SYSTEM CLOCK FREQUENCIES</b> .....	<b>76</b>
8.1 Auto Detect Enabled .....	76
8.2 Auto Detect Disabled .....	76
<b>9. PCB LAYOUT CONSIDERATIONS</b> .....	<b>77</b>

---

9.1 Power Supply and Grounding .....	77
9.2 QFN Thermal Pad .....	77
<b>10. ADC AND DAC DIGITAL FILTERS .....</b>	<b>78</b>
<b>11. PARAMETER DEFINITIONS .....</b>	<b>79</b>
<b>12. PACKAGE DIMENSIONS .....</b>	<b>80</b>
THERMAL CHARACTERISTICS .....	80
<b>13. ORDERING INFORMATION .....</b>	<b>81</b>
<b>14. REFERENCES .....</b>	<b>81</b>
<b>15. REVISION HISTORY .....</b>	<b>81</b>

---


## LIST OF TABLES

Table 1. MCLK, LRCK Quick Decode .....	34
--	----

## LIST OF FIGURES

Figure 1. Typical Connection Diagram .....	11
Figure 2. Headphone Output Test Load .....	18
Figure 3. Serial Audio Interface Timing .....	20
Figure 4. Control Port Timing - I <sup>2</sup> C .....	21
Figure 5. Analog Input Signal Flow .....	25
Figure 6. Single-Ended MIC Configuration .....	26
Figure 7. Differential MIC Configuration .....	26
Figure 8. ALC .....	27
Figure 9. Noise Gate Attenuation .....	27
Figure 10. DSP Engine Signal Flow .....	28
Figure 11. PWM Output Stage .....	29
Figure 12. Analog Output Stage .....	29
Figure 13. Beep Configuration Options .....	30
Figure 14. Peak Detect and Limiter .....	31
Figure 15. Battery Compensation .....	33
Figure 16. I <sup>S</sup> S Format .....	35
Figure 17. Left-Justified Format .....	35
Figure 18. Right-Justified Format (DAC only) .....	35
Figure 19. DSP Mode Format) .....	36
Figure 20. Control Port Timing, I <sup>2</sup> C Write .....	38
Figure 21. Control Port Timing, I <sup>2</sup> C Read .....	39
Figure 22. THD+N vs. Output Power per Channel at 1.8 V (16 Ω load) .....	74
Figure 23. THD+N vs. Output Power per Channel at 2.5 V (16 Ω load) .....	74
Figure 24. THD+N vs. Output Power per Channel at 1.8 V (32 Ω load) .....	75
Figure 25. THD+N vs. Output Power per Channel at 2.5 V (32 Ω load) .....	75
Figure 26. ADC Passband Ripple .....	78
Figure 27. ADC Stopband Rejection .....	78
Figure 28. ADC Transition Band .....	78
Figure 29. ADC Transition Band (Detail) .....	78
Figure 30. DAC Passband Ripple .....	78
Figure 31. DAC Stopband .....	78
Figure 32. DAC Transition Band .....	78
Figure 33. DAC Transition Band (Detail) .....	78

## 1. PIN DESCRIPTIONS



<b>Pin Name</b>	<b>#</b>	<b>Pin Description</b>
SDA	1	<b>Serial Control Data (Input/Output)</b> - SDA is a data I/O in I <sup>2</sup> C Mode.
SCL	2	<b>Serial Control Port Clock (Input)</b> - Serial clock for the serial control port.
AD0	3	<b>Address Bit 0 (Input)</b> - Chip address bit 0.
SPKR_OUTA+	4	
SPKR_OUTA-	6	<b>PWM Speaker Output (Output)</b> - Full-bridge amplified PWM speaker outputs.
SPKR_OUTB+	7	
SPKR_OUTB-	9	
VP	5	<b>Power for PWM Drivers (Input)</b> - Power supply for the PWM output driver stages.
	8	
-VHPFILT	10	<b>Inverting Charge Pump Filter Connection (Output)</b> - Power supply from the inverting charge pump that provides the negative rail for the headphone/line amplifiers.
FLYN	11	<b>Charge Pump Cap Negative Node (Output)</b> - Negative node for the inverting charge pump's flying capacitor.
FLYP	12	<b>Charge Pump Cap Positive Node (Output)</b> - Positive node for the inverting charge pump's flying capacitor.
+VHP	13	<b>Positive Analog Power for Headphone (Input)</b> - Positive voltage rail and power for the internal headphone amplifiers and inverting charge pump.
HP/LINE_OUTB, A	14,15	<b>Headphone/Line Audio Output (Output)</b> - Stereo headphone or line level analog outputs.
VA	16	<b>Analog Power (Input)</b> - Positive power for the internal analog section.

---

AGND	17	<b>Analog Ground (Input)</b> - Ground reference for the internal analog section.
FILT+	18	<b>Positive Voltage Reference (Output)</b> - Positive reference voltage for the internal sampling circuits.
VQ	19	<b>Quiescent Voltage (Output)</b> - Filter connection for the internal quiescent voltage.
MICBIAS	20	<b>Microphone Bias (Output)</b> - Low noise bias supply for an external microphone. Electrical characteristics are specified in the DC Electrical Characteristics table.
AIN4A,B	21,22	<b>Line-Level Analog Inputs (Input)</b> - Single-ended stereo line-level analog inputs.
AIN3A,B	23,24	
MIC1+,-	21,23	<b>Differential Microphone Inputs (Input)</b> - Differential stereo microphone inputs.
MIC2+,-	22,24	
MIC2A,B	21,22	<b>Single-Ended Microphone Inputs (Input)</b> - Single-ended stereo microphone inputs.
MIC1A,B	23,24	
AIN2A,B	25,26	<b>Line-Level Analog Inputs (Input)</b> - Single-ended stereo line-level analog inputs.
AIN1A,B	29,30	
AFILTA,B	27,28	<b>Anti-alias Filter Connection (Output)</b> - Anti-alias filter connection for the ADC inputs.
SPKR/HP	31	<b>Speaker/Headphone Switch (Input)</b> - Powers down the left and/or right channel of the speaker and/or headphone outputs.
RESET	32	<b>Reset (Input)</b> - The device enters a low power mode when this pin is driven low.
VL	33	<b>Digital Interface Power (Input)</b> - Determines the required signal level for the serial audio interface and host control port.
VD	34	<b>Digital Power (Input)</b> - Positive power for the internal digital section.
DGND	35	<b>Digital Ground (Input)</b> - Ground reference for the internal digital section.
SDOUT	36	<b>Serial Audio Data Output (Output)</b> - Output for two's complement serial audio data.
MCLK	37	<b>Master Clock (Input)</b> - Clock source for the delta-sigma modulators.
SCLK	38	<b>Serial Clock (Input/Output)</b> - Serial clock for the serial audio interface.
SDIN	39	<b>Serial Audio Data Input (Input)</b> - Input for two's complement serial audio data.
LRCK	40	<b>Left Right Clock (Input/Output)</b> - Determines which channel, Left or Right, is currently active on the serial audio data line.
GND/Thermal Pad	-	Ground reference for PWM power FETs and charge pump; thermal relief pad for optimized heat dissipation.


---

## 1.1 I/O Pin Characteristics

Input and output levels and associated power supply voltage are shown in the table below. Logic levels should not exceed the corresponding power supply voltage.

<b>Power Supply</b>	<b>Pin Name</b>	<b>I/O</b>	<b>Internal Connections</b>	<b>Driver</b>	<b>Receiver</b>
VL	RESET	Input	-	-	1.65 V - 3.47 V, with Hysteresis
	AD0	Input	-	-	1.65 V - 3.47 V, with Hysteresis
	SCL	Input	-	-	1.65 V - 3.47 V, with Hysteresis
	SDA	Input/Output	-	1.65 V - 3.47 V, CMOS/Open Drain	1.65 V - 3.47 V, with Hysteresis
	MCLK	Input	-	-	1.65 V - 3.47 V
	LRCK	Input/Output	Weak Pullup (~1 MΩ)	1.65 V - 3.47 V, CMOS	1.65 V - 3.47 V
	SCLK	Input/Output	Weak Pullup (~1 MΩ)	1.65 V - 3.47 V, CMOS	1.65 V - 3.47 V
	SDOUT	Output	Weak Pullup (~1 MΩ)	1.65 V - 3.47 V, CMOS	
	SDIN	Input	-	-	1.65 V - 3.47 V
VA	SPKR/HP	Input	-	-	1.65 V - 2.63 V
VP	SPKR_OUTA+	Output	-	1.6 V - 5.25 V Power MOSFET	-
	SPKR_OUTA-	Output	-	1.6 V - 5.25 V Power MOSFET	-
	SPKR_OUTB+	Output	-	1.6 V - 5.25 V Power MOSFET	-
	SPKR_OUTB-	Output	-	1.6 V - 5.25 V Power MOSFET	-

## 2. TYPICAL CONNECTION DIAGRAM



**Figure 1. Typical Connection Diagram**

### 3. CHARACTERISTIC AND SPECIFICATIONS

#### RECOMMENDED OPERATING CONDITIONS

AGND=DGND=0 V, All voltages with respect to ground.

Parameters	Symbol	Min	Max	Units
DC Power Supply				
Analog	V <sub>A</sub>	1.65	2.63	V
Headphone Amplifier	+V <sub>H</sub> P	1.65	2.63	V
Speaker Amplifier	V <sub>P</sub>	1.60	5.25	V
Digital	V <sub>D</sub>	1.65	2.63	V
Serial/Control Port Interface	V <sub>L</sub>	1.65	3.47	V
Ambient Temperature	T <sub>A</sub>	-40	+85	°C

#### ABSOLUTE MAXIMUM RATINGS

AGND = DGND = 0 V; All voltages with respect to ground.

Parameters	Symbol	Min	Max	Units
DC Power Supply	V <sub>A</sub> , V <sub>H</sub> P	-0.3	3.0	V
Speaker	V <sub>P</sub>	-0.3	6.0	V
Digital	V <sub>D</sub>	-0.3	3.0	V
Serial/Control Port Interface	V <sub>L</sub>	-0.3	4.0	V
Input Current <i>(Note 1)</i>	I <sub>in</sub>	-	±10	mA
External Voltage Applied to Analog Input <i>(Note 2)</i>	V <sub>IN</sub>	AGND-0.3	V <sub>A</sub> +0.3	V
External Voltage Applied to Analog Output	V <sub>IN</sub>	-V <sub>H</sub> P - 0.3	+V <sub>H</sub> P + 0.3	V
External Voltage Applied to Digital Input <i>(Note 2)</i>	V <sub>IND</sub>	-0.3	V <sub>L</sub> + 0.3	V
Ambient Operating Temperature (power applied)	T <sub>A</sub>	-50	+115	°C
Storage Temperature	T <sub>stg</sub>	-65	+150	°C

**WARNING:** Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

#### Notes:

1. Any pin except supplies. Transient currents of up to ±100 mA on the analog input pins will not cause SCR latch-up.
2. The maximum over/under voltage is limited by the input current.

## ANALOG INPUT CHARACTERISTICS

Test Conditions (unless otherwise specified): Input sine wave (relative to digital full scale): 1 kHz through passive input filter; All Supplies = VA;  $T_A = +25^\circ\text{C}$ ; Sample Frequency = 48 kHz; Measurement Bandwidth is 20 Hz to 20 kHz unless otherwise specified; “Required Initialization Settings” on page 37 written on power up.

Parameters	VA = 2.5V			VA = 1.8V			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b>Analog In to ADC (PGA bypassed)</b>								
Dynamic Range	A-weighted	93	99	-	90	96	-	dB
	unweighted	90	96	-	87	93	-	dB
Total Harmonic Distortion + Noise	-1 dBFS	-	-86	-80	-	-84	-78	dB
	-20 dBFS	-	-76	-	-	-73	-	dB
	-60 dBFS	-	-36	-30	-	-33	-27	dB
<b>Analog In to PGA to ADC</b>								
Dynamic Range	A-weighted	92	96	-	89	95	-	dB
PGA Setting: 0 dB	unweighted	89	93	-	86	92	-	dB
PGA Setting: +12 dB	A-weighted	85	91	-	82	88	-	dB
	unweighted	82	88	-	79	85	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-88	-82	-	-86	-80	dB
	-60 dBFS	-	-33	-27	-	-32	-26	dB
PGA Setting: +12 dB	-1 dBFS	-	-85	-79	-	-83	-77	dB
<b>Analog In to MIC Pre-Amp (+16 dB) to PGA to ADC</b>								
Dynamic Range								
PGA Setting: 0 dB	A-weighted	-	86	-	-	83	-	dB
	unweighted	-	83	-	-	80	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-1 dBFS	-	-76	-	-	-74	-	dB
<b>Analog In to MIC Pre-Amp (+32 dB) to PGA to ADC</b>								
Dynamic Range								
PGA Setting: 0 dB	A-weighted	-	76	-	-	74	-	dB
	unweighted	-	73	-	-	71	-	dB
Total Harmonic Distortion + Noise								
PGA Setting: 0 dB	-2 dBFS	-	-74	-	-	-71	-	dB
<b>Other Characteristics</b>								
DC Accuracy								
Interchannel Gain Mismatch		-	0.2	-	-	0.2	-	dB
Gain Drift		-	$\pm 100$	-	-	$\pm 100$	-	ppm/ $^\circ\text{C}$
Offset Error	SDOUT Code with HPF On	-	352	-	-	352	-	LSB
Input								
Interchannel Isolation		-	90	-	-	90	-	dB
HP Amp to Analog Input Isolation	$R_L = 10 \text{ k}\Omega$	-	100	-	-	100	-	dB
(Note 3)	$R_L = 16 \Omega$	-	70	-	-	70	-	dB
Speaker Amp to Analog Input Isolation		-	60	-	-	60	-	dB
Full-scale Input Voltage	ADC	0.73•VA	0.769•VA	0.83•VA	0.73•VA	0.769•VA	0.83•VA	V <sub>pp</sub>
	PGA (0 dB)	0.73•VA	0.770•VA	0.83•VA	0.73•VA	0.770•VA	0.83•VA	V <sub>pp</sub>
	PGA (+12 dB)		0.194•VA			0.194•VA		V <sub>pp</sub>
	MIC (+16 dB)		0.115•VA			0.115•VA		V <sub>pp</sub>
	MIC (+32 dB)		0.019•VA			0.019•VA		V <sub>pp</sub>
Input Impedance (Note 4)	ADC	-	20	-	-	20	-	k $\Omega$
	PGA	-	39	-	-	39	-	k $\Omega$
	MIC	-	50	-	-	50	-	k $\Omega$

3. Measured with DAC delivering full-scale output into specified load.

4. Measured between analog input and AGND.

## ADC DIGITAL FILTER CHARACTERISTICS

Parameters (Note 5)		Min	Typ	Max	Unit
Passband (Frequency Response)	to -0.1 dB corner	0	-	0.4948	Fs
Passband Ripple		-0.09	-	0.17	dB
Stopband		0.6	-	-	Fs
Stopband Attenuation		33	-	-	dB
Total Group Delay		-	7.6/Fs	-	s
<b><i>High-Pass Filter Characteristics (48 kHz Fs)</i></b>					
Frequency Response	-3.0 dB -0.13 dB	-	3.6 24.2	-	Hz Hz
Phase Deviation @ 20 Hz		-	10	-	Deg
Passband Ripple		-	-	0.17	dB
Filter Settling Time		-	$10^5/\text{Fs}$	0	s

5. Response is clock-dependent and will scale with Fs. Note that the response plots ([Figures 26 to 29 on page 78](#)) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs. HPF parameters are for Fs = 48 kHz.

## ANALOG OUTPUT CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; All Supplies = VA;  $T_A = +25^\circ\text{C}$ ; Sample Frequency = 48 kHz; Measurement bandwidth is 20 Hz to 20 kHz; Test load  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 10 \text{ pF}$  for the line output (see [Figure 2](#)); Test load  $R_L = 16 \Omega$ ,  $C_L = 10 \text{ pF}$  (see [Figure 2](#)) for the headphone output; HP\_GAIN[2:0] = 011; “[Required Initialization Settings](#)” on page 37 written on power up.

Parameters <a href="#">(Note 6)</a>	VA = 2.5 V			VA = 1.8 V			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b><math>R_L = 10 \text{ k}\Omega</math></b>								
<b>Dynamic Range</b>								
18- to 24-Bit	A-weighted	92	98	-	89	95	-	dB
	unweighted	89	95	-	86	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
<b>Total Harmonic Distortion + Noise</b>								
18- to 24-Bit	0 dB	-	-86	-80	-	-88	-82	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-29	-	-32	-26	dB
16-Bit	0 dB	-	-86	-	-	-88	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
<b><math>R_L = 16 \Omega</math></b>								
<b>Dynamic Range</b>								
18- to 24-Bit	A-weighted	92	98	-	89	95	-	dB
	unweighted	89	95	-	86	92	-	dB
16-Bit	A-weighted	-	96	-	-	93	-	dB
	unweighted	-	93	-	-	90	-	dB
<b>Total Harmonic Distortion + Noise</b>								
18- to 24-Bit	0 dB	-	-75	-69	-	-75	-69	dB
	-20 dB	-	-75	-	-	-72	-	dB
	-60 dB	-	-35	-29	-	-32	-26	dB
16-Bit	0 dB	-	-75	-	-	-75	-	dB
	-20 dB	-	-73	-	-	-70	-	dB
	-60 dB	-	-33	-	-	-30	-	dB
<b>Other Characteristics for <math>R_L = 16 \Omega</math> or <math>10 \text{ k}\Omega</math></b>								
Output Parameters <a href="#">(Note 7)</a>	Modulation Index (MI)	-	0.6787	-	-	0.6787	-	
	Analog Gain Multiplier (G)	-	0.6047	-	-	0.6047	-	
Full-scale Output Voltage ( $2 \cdot G \cdot MI \cdot VA$ ) <a href="#">(Note 7)</a>	See “ <a href="#">Line Output Voltage Level Characteristics</a> ” on page 19					Vpp		
Full-scale Output Power <a href="#">(Note 7)</a>	See “ <a href="#">Headphone Output Power Characteristics</a> ” on page 18							
Interchannel Isolation (1 kHz)	16 $\Omega$	-	80	-	-	80	-	dB
	10 $\text{k}\Omega$	-	95	-	-	93	-	dB
Speaker Amp to HP Amp Isolation	-	80	-	-	80	-	-	dB
Interchannel Gain Mismatch	-	0.1	0.25	-	0.1	0.25	-	dB
Gain Drift	-	$\pm 100$	-	-	$\pm 100$	-	-	ppm/ $^\circ\text{C}$
AC Load Resistance ( $R_L$ ) <a href="#">(Note 8)</a>	16	-	-	16	-	-	-	$\Omega$
Load Capacitance ( $C_L$ ) <a href="#">(Note 8)</a>	-	-	150	-	-	150	-	pF

6. One (least-significant bit) LSB of triangular PDF dither is added to data.
7. Full-scale output voltage and power is determined by the gain setting, G, in register “[Headphone Analog Gain](#)” on page 51. High gain settings at certain VA and VHP supply levels may cause clipping when the audio signal approaches full-scale, maximum power output, as shown in [Figures 22 - 25 on page 75](#).

8. See [Figure 2](#).  $R_L$  and  $C_L$  reflect the recommended minimum resistance and maximum capacitance required for the internal op-amp's stability and signal integrity. In this circuit topology,  $C_L$  will effectively move the band-limiting pole of the amp in the output stage. Increasing this value beyond the recommended 150 pF can cause the internal op-amp to become unstable.

## ANALOG PASSTHROUGH CHARACTERISTICS

Test Conditions (unless otherwise specified): Input sine wave (relative to full-scale): 1 kHz through passive input filter; PGA and HP/Line Gain = 0 dB; All Supplies = VA;  $T_A = +25^\circ\text{C}$ ; Sample Frequency = 48 kHz; Measurement Bandwidth is 20 Hz to 20 kHz; "Required Initialization Settings" on page 37 written on power up.

Parameters	VA = 2.5 V			VA = 1.8 V			Unit	
	Min	Typ	Max	Min	Typ	Max		
<b>Analog In to HP/Line Amp (ADC is powered down)</b>								
<b><math>R_L = 10 \Omega</math></b>								
Dynamic Range	A-weighted unweighted	-	-96 -93	-	-	-94 -91	-	dB
Total Harmonic Distortion + Noise	-1 dBFS -20 dBFS -60 dBFS	-	-70 -73 -33	-	-	-70 -71 -31	-	dB
Full-scale Input Voltage	-	0.91•VA	-	-	0.91•VA	-	Vpp	
Full-scale Output Voltage	-	0.84•VA	-	-	0.84•VA	-	Vpp	
Passband Ripple	-	0/-0.3	-	-	0/-0.3	-	dB	
<b><math>R_L = 16 \Omega</math></b>								
Dynamic Range	A-weighted unweighted	-	-96 -93	-	-	-94 -91	-	dB
Total Harmonic Distortion + Noise	-1 dBFS -20 dBFS -60 dBFS	-	-70 -73 -33	-	-	-70 -71 -31	-	dB
Full-scale Input Voltage	-	0.91•VA	-	-	0.91•VA	-	Vpp	
Full-scale Output Voltage	-	0.84•VA	-	-	0.84•VA	-	Vpp	
Output Power	-	32	-	-	17	-	mW	
Passband Ripple	-	0/-0.3	-	-	0/-0.3	-	dB	

## PWM OUTPUT CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full scale 997 Hz signal; MCLK = 12.2880 MHz; Measurement Bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz; Test load  $R_L = 8 \Omega$  for stereo full-bridge,  $R_L = 4 \Omega$  for mono parallel full-bridge;  $VD = VL = VA = VHP = 1.8$  V; PWM Modulation Index of 0.85; PWM Switch Rate = 384 kHz; ["Required Initialization Settings" on page 37](#) written on power up. (Note 9)

Parameters (Note 10)	Symbol	Conditions	Min	Typ	Max	Units
<b>VP = 5.0 V</b>						
<b>Power Output per Channel</b>	$P_O$					
Stereo Full-Bridge		THD+N < 10% THD+N < 1%	-	1.00	-	$W_{rms}$
Mono Parallel Full-Bridge		THD+N < 10% THD+N < 1%	-	1.90	-	$W_{rms}$
			-	1.50	-	$W_{rms}$
<b>Total Harmonic Distortion + Noise</b>	THD+N					
Stereo Full-Bridge		$P_O = 0$ dBFS = 0.8W	-	0.52	-	%
Mono Parallel Full-Bridge		$P_O = -3$ dBFS = 0.75 W $P_O = 0$ dBFS = 1.5 W	-	0.10	-	%
			-	0.50	-	%
<b>Dynamic Range</b>	DR					
Stereo Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	91	-	dB
Mono Parallel Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	88	-	dB
			-	91	-	dB
			-	88	-	dB
<b>VP = 3.7 V</b>						
<b>Power Output per Channel</b>	$P_O$					
Stereo Full-Bridge		THD+N < 10% THD+N < 1%	-	0.55	-	$W_{rms}$
Mono Parallel Full-Bridge		THD+N < 10% THD+N < 1%	-	0.45	-	$W_{rms}$
			-	1.00	-	$W_{rms}$
			-	0.84	-	$W_{rms}$
<b>Total Harmonic Distortion + Noise</b>	THD+N					
Stereo Full-Bridge		$P_O = 0$ dBFS = 0.43 W	-	0.54	-	%
Mono Parallel Full-Bridge		$P_O = -3$ dBFS = 0.41 W $P_O = 0$ dBFS = 0.81 W	-	0.09	-	%
			-	0.45	-	%
<b>Dynamic Range</b>	DR					
Stereo Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	91	-	dB
Mono Parallel Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	88	-	dB
			-	95	-	dB
			-	92	-	dB
<b>VP = 2.5 V</b>						
<b>Power Output per Channel</b>	$P_O$					
Stereo Full-Bridge		THD+N < 10% THD+N < 1%	-	0.23	-	$W_{rms}$
Mono Parallel Full-Bridge		THD+N < 10% THD+N < 1%	-	0.19	-	$W_{rms}$
			-	0.44	-	$W_{rms}$
			-	0.35	-	$W_{rms}$
<b>Total Harmonic Distortion + Noise</b>	THD+N					
Stereo Full-Bridge		$P_O = 0$ dBFS = 0.18 W	-	0.50	-	%
Mono Parallel Full-Bridge		$P_O = -3$ dBFS = 0.17 W $P_O = 0$ dBFS = 0.35 W	-	0.08	-	%
			-	0.43	-	%
<b>Dynamic Range</b>	DR					
Stereo Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	91	-	dB
Mono Parallel Full-Bridge		$P_O = -60$ dBFS, A-Weighted $P_O = -60$ dBFS, Unweighted	-	88	-	dB
			-	94	-	dB
			-	91	-	dB
MOSFET On Resistance	$R_{DS(ON)}$	VP = 5.0V, $I_d = 0.5$ A	-	600	-	$m\Omega$

Parameters (Note 10)	Symbol	Conditions	Min	Typ	Max	Units
MOSFET On Resistance	$R_{DS(ON)}$	$V_P = 3.7V, I_d = 0.5A$	-	640	-	$m\Omega$
MOSFET On Resistance	$R_{DS(ON)}$	$V_P = 2.5V, I_d = 0.5A$	-	760	-	$m\Omega$
Efficiency	$\eta$	$V_P = 5.0V, P_O = 2 \times 0.8W, R_L = 8\Omega$	-	81	-	%
Output Operating Peak Current	$I_{PC}$		-	-	1.5	A
VP Input Current During Reset	$I_{VP}$	RESET, pin 32, is held low	-	0.8	5.0	$\mu A$

9. The PWM driver should be used in captive speaker systems only.

10. Optimal PWM performance is achieved when MCLK > 12 MHz.

## HEADPHONE OUTPUT POWER CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; Sample Frequency = 48 kHz; Measurement Bandwidth is 20 Hz to 20 kHz; Test load  $R_L = 16\Omega$ ,  $C_L = 10\text{ pF}$  (see Figure 2); "Required Initialization Settings" on page 37 written on power up.

Parameters		VA = 2.5V			VA = 1.8V			Unit	
		Min	Typ	Max	Min	Typ	Max		
<b>AOUTx Power Into <math>R_L = 16\Omega</math></b>									
HP_GAIN[2:0]	Analog Gain (G)	VHP							
000	0.3959	1.8 V	-	14	-	-	7	-	$mW_{rms}$
		2.5 V	-	14	-	-	7	-	$mW_{rms}$
001	0.4571	1.8 V	-	19	-	-	10	-	$mW_{rms}$
		2.5 V	-	19	-	-	10	-	$mW_{rms}$
010	0.5111	1.8 V	-	23	-	-	12	-	$mW_{rms}$
		2.5 V	-	23	-	-	12	-	$mW_{rms}$
011 (default)	0.6047	1.8 V	(Note 11)			-	17	-	$mW_{rms}$
		2.5 V	-	32	-	-	17	-	$mW_{rms}$
100	0.7099	1.8 V	(Note 11)			-	23	-	$mW_{rms}$
		2.5 V	-	44	-	-	23	-	$mW_{rms}$
101	0.8399	1.8 V				(Note 7), Figure 22 on page 74			$mW_{rms}$
		2.5 V				-	32	-	$mW_{rms}$
110	1.0000	1.8 V							$mW_{rms}$
		2.5 V							$mW_{rms}$
111	1.1430	1.8 V							$mW_{rms}$
		2.5 V							$mW_{rms}$

11. VHP settings lower than VA reduces the headroom of the headphone amplifier. As a result, the DAC may not achieve the full THD+N performance at full-scale output voltage and power.




Figure 2. Headphone Output Test Load

## LINE OUTPUT VOLTAGE LEVEL CHARACTERISTICS

Test conditions (unless otherwise specified): Input test signal is a full-scale 997 Hz sine wave; measurement bandwidth is 20 Hz to 20 kHz; Sample Frequency = 48 kHz; Test load  $R_L = 10 \text{ k}\Omega$ ,  $C_L = 10 \text{ pF}$  (see [Figure 2](#)); “Required Initialization Settings” on [page 37](#) written on power up.

Parameters			VA = 2.5V			VA = 1.8V			Unit	
			Min	Typ	Max	Min	Typ	Max		
<b>AOUTx Voltage Into <math>R_L = 10 \text{ k}\Omega</math></b>										
HP_GAIN[2:0]	Analog Gain (G)	VHP	-	-	-	-	-	-	-	
			0.3959	1.8 V	-	1.34	-	0.97	-	
000		2.5 V	-	1.34	-	-	0.97	-	V <sub>pp</sub>	
			0.4571	1.8 V	-	1.55	-	1.12	-	
001		2.5 V	-	1.55	-	-	1.12	-	V <sub>pp</sub>	
			0.5111	1.8 V	-	1.73	-	1.25	-	
010		2.5 V	-	1.73	-	-	1.25	-	V <sub>pp</sub>	
			0.6047	1.8 V	-	2.05	-	1.41	1.48	
011 (default)		2.5 V	1.95	2.05	2.15	-	1.48	1.55	V <sub>pp</sub>	
			0.7099	1.8 V	-	2.41	-	1.73	-	
100		2.5 V	-	2.41	-	-	1.73	-	V <sub>pp</sub>	
			0.8399	1.8 V	-	2.85	-	2.05	-	
101		2.5 V	-	2.85	-	-	2.05	-	V <sub>pp</sub>	
			1.0000	1.8 V	-	3.39	-	2.44	-	
110		2.5 V	-	3.39	-	-	2.44	-	V <sub>pp</sub>	
			1.1430	1.8 V	(See <a href="#">(Note 11)</a> )		-	2.79	-	
			2.5 V	-	3.88	-	-	2.79	-	

## COMBINED DAC INTERPOLATION AND ONCHIP ANALOG FILTER RESPONSE

Parameters <a href="#">(Note 12)</a>	Min	Typ	Max	Unit
Frequency Response 10 Hz to 20 kHz	-0.01	-	+0.08	dB
Passband	0	-	0.4780	Fs
to -0.05 dB corner	0	-	0.4996	Fs
to -3 dB corner	0.5465	-	-	Fs
StopBand Attenuation <a href="#">(Note 13)</a>	50	-	-	dB
Group Delay	-	9/Fs	-	s
De-emphasis Error	-	-	+1.5/+0	dB
Fs = 32 kHz	-	-	+0.05/-0.25	dB
Fs = 44.1 kHz	-	-	-0.2/-0.4	dB
Fs = 48 kHz	-	-	-	


12. Response is clock dependent and scales with Fs. Note that the response plots ([Figures 30 and 33 on page 78](#)) have been normalized to Fs and can be de-normalized by multiplying the X-axis scale by Fs.
13. Measurement Bandwidth is from Stopband to 3 Fs.

## SWITCHING SPECIFICATIONS - SERIAL PORT

Inputs: Logic 0 = DGND, Logic 1 = VL, SDOUT C<sub>LOAD</sub> = 15 pF.

Parameters	Symbol	Min	Max	Units
RESET pin Low Pulse Width <a href="#">(Note 14)</a>		1	-	ms
MCLK Frequency <a href="#">(Note 15)</a>		(See "Serial Port Clocking" on page 33)		MHz
MCLK Duty Cycle		45	55	%
<b>Slave Mode</b>				
Input Sample Rate (LRCK)	F <sub>s</sub>	(See "Serial Port Clocking" on page 33)		kHz
LRCK Duty Cycle		45	55	%
SCLK Frequency	1/t <sub>P</sub>	-	64•F <sub>s</sub>	Hz
SCLK Duty Cycle		45	55	%
LRCK Setup Time Before SCLK Rising Edge	t <sub>s</sub> (LK-SK)	40	-	ns
LRCK Edge to SDOUT MSB Output Delay	t <sub>d</sub> (MSB)	-	52	ns
SDOUT Setup Time Before SCLK Rising Edge	t <sub>s</sub> (SDO-SK)	20	-	ns
SDOUT Hold Time After SCLK Rising Edge	t <sub>h</sub> (SK-SDO)	30	-	ns
SDIN Setup Time Before SCLK Rising Edge	t <sub>s</sub> (SD-SK)	20	-	ns
SDIN Hold Time After SCLK Rising Edge	t <sub>h</sub>	20	-	ns
<b>Master Mode</b>				
Output Sample Rate (LRCK)	All Speed Modes	F <sub>s</sub>	(See "Serial Port Clocking" on page 33)	Hz
LRCK Duty Cycle		45	55	%
SCLK Frequency	SCLK=MCLK mode MCLK=12.0000 MHz all other modes	1/t <sub>P</sub> 1/t <sub>P</sub> 1/t <sub>P</sub>	- - -	12.0000 68•F <sub>s</sub> 64•F <sub>s</sub> MHz Hz Hz
SCLK Duty Cycle		45	55	%
LRCK Edge to SDOUT MSB Output Delay	t <sub>d</sub> (MSB)	-	52	ns
SDOUT Setup Time Before SCLK Rising Edge	t <sub>s</sub> (SDO-SK)	20	-	ns
SDOUT Hold Time After SCLK Rising Edge	t <sub>h</sub> (SK-SDO)	30	-	ns
SDIN Setup Time Before SCLK Rising Edge	t <sub>s</sub> (SD-SK)	20	-	ns
SDIN Hold Time After SCLK Rising Edge	t <sub>h</sub>	20	-	ns

14. After powering up the CS42L52, RESET should be held low after the power supplies and clocks are settled.
15. See "Example System Clock Frequencies" on page 76 for typical MCLK frequencies.




**Figure 3. Serial Audio Interface Timing**

## SWITCHING SPECIFICATIONS - I<sup>2</sup>C CONTROL PORT

Inputs: Logic 0 = DGND, Logic 1 = VL, SDA C<sub>L</sub> = 30 pF.

Parameters	Symbol	Min	Max	Unit
SCL Clock Frequency	f <sub>scl</sub>	-	100	kHz
RESET Rising Edge to Start	t <sub>irs</sub>	550	-	ns
Bus Free Time Between Transmissions	t <sub>buf</sub>	4.7	-	μs
Start Condition Hold Time (prior to first clock pulse)	t <sub>hdst</sub>	4.0	-	μs
Clock Low time	t <sub>low</sub>	4.7	-	μs
Clock High Time	t <sub>high</sub>	4.0	-	μs
Setup Time for Repeated Start Condition	t <sub>sust</sub>	4.7	-	μs
SDA Hold Time from SCL Falling	(Note 16) t <sub>hdd</sub>	0	-	μs
SDA Setup time to SCL Rising	t <sub>sud</sub>	250	-	ns
Rise Time of SCL and SDA	t <sub>rc</sub>	-	1	μs
Fall Time SCL and SDA	t <sub>fc</sub>	-	300	ns
Setup Time for Stop Condition	t <sub>susp</sub>	4.7	-	μs
Acknowledge Delay from SCL Falling	t <sub>ack</sub>	300	1000	ns

16. Data must be held for sufficient time to bridge the transition time, t<sub>fc</sub>, of SCL.



**Figure 4. Control Port Timing - I<sup>2</sup>C**

## DC ELECTRICAL CHARACTERISTICS

AGND = 0 V; All voltages with respect to ground.

Parameters	Min	Typ	Max	Units
<b>VQ Characteristics</b>				
Nominal Voltage	-	0.5•VA	-	V
Output Impedance	-	23	-	kΩ
DC Current Source/Sink	-	-	1	μA
<b>MIC BIAS Characteristics</b>				
Nominal Voltage	BIASLVL[2:0] = 000	-	0.5•VA	-
	BIASLVL[2:0] = 001	-	0.6•VA	-
	BIASLVL[2:0] = 010	-	0.7•VA	-
	BIASLVL[2:0] = 011	-	0.8•VA	-
	BIASLVL[2:0] = 100	-	0.83•VA	-
	BIASLVL[2:0] = 101	-	0.91•VA	-
DC Output Current	-	-	1	mA
Power Supply Rejection Ratio (PSRR)	1 kHz	-	50	dB
<b>Power Supply Rejection Ratio Characteristics</b>				
PSRR @1 kHz (Note 17)	PGA to ADC	-	44	-
	ADC	-	60	-
	DAC (HP and Line Amps)	-	60	-
PSRR @60 Hz (Note 17)	PGA to ADC (Note 18)	-	22	-
	ADC	-	42	-
	DAC (HP and Line Amps)	-	60	-
PSRR @217 Hz	Full-Bridge PWM Outputs	-	56	-

17. Valid with the recommended capacitor values on FILT+ and VQ. Increasing the capacitance will also increase the PSRR.
18. The PGA is biased with VQ, created from a resistor divider from the VA supply. Increasing the capacitance on VQ will also increase the PSRR at low frequencies. A 10 μF capacitor on VQ improves the PSRR to 42 dB.

## DIGITAL INTERFACE SPECIFICATIONS AND CHARACTERISTICS

Parameters (Note 19)	Symbol	Min	Max	Units
Input Leakage Current	I <sub>in</sub>	-	±10	μA
Input Capacitance		-	10	pF
<b>1.8 V - 3.3 V Logic</b>				
High-Level Output Voltage (I <sub>OH</sub> = -100 μA)	V <sub>OH</sub>	VL - 0.2	-	V
Low-Level Output Voltage (I <sub>OL</sub> = 100 μA)	V <sub>OL</sub>	-	0.2	V
High-Level Input Voltage	V <sub>IH</sub>	0.85•VL	-	V
VL = 1.65 V		0.77•VL	-	V
VL = 1.8 V		0.68•VL	-	V
VL = 2.0 V		0.65•VL	-	V
VL > 2.0 V				
Low-Level Input Voltage	V <sub>IL</sub>	-	0.30•VL	V

19. See "I/O Pin Characteristics" on page 10 for serial and control port power rails.

**POWER CONSUMPTION** See [\(Note 20\)](#).

	Operation	Power Ctl. Registers						V	Typical Current (mA)					Total Power (mW <sub>rms</sub> )	
		02h	03h	04h	PDN_PGAB PDN_PGA PDN_ADCB PDN_ADCA	PDN_MICB PDN_MICA PDN_MICBias	PDN_HPA[1:0] PDN_HPB[1:0]	PDN_SPKA[1:0] PDN_SPKB[1:0]	i <sub>VHP</sub>	i <sub>VA</sub>	i <sub>VD</sub>	i <sub>VL</sub> VL=3.3V (Note 23)	i <sub>VP</sub> VP=3.7V		
		PDN	PDN	PDN											
1	Off <a href="#">(Note 21)</a>	x x x x x x	x x x	x x x x x x	1.8 2.5	0.00 0.00	0.00 0.00	0.00 0.00	0.00	0.00	0.00	0.00	0.00	0.00	
2	Standby <a href="#">(Note 22)</a>	x x x x x 1	x x x	x x x x x x	1.8 2.5	0.00 0.00	0.00 0.00	0.01 0.02	0.00	0.00	0.00	0.02	0.05		
3	Mono Record ADC	1 1 1 0 0	1 1 1	11 11 11 11	1.8 2.5	0.00 0.00	1.67 1.87	2.32 3.72	0.03	0.00	0.00	7.24	14.05		
	PGA to ADC	1 0 1 0 0	1 1 1	11 11 11 11	1.8 2.5	0.00 0.00	2.1 2.3	2.31 3.72	0.03	0.00	0.00	7.99	15.13		
	MIC to PGA to ADC (with Bias)	1 0 1 0 0	1 0 0	11 11 11 11	1.8 2.5	0.00 0.00	3.48 3.71	2.32 3.72	0.03	0.00	0.00	10.49	18.65		
	MIC to PGA to ADC (no Bias)	1 0 1 0 0	1 0 1	11 11 11 11	1.8 2.5	0.00 0.00	3.15 3.37	2.32 3.73	0.03	0.00	0.00	9.90	17.83		
4	Stereo Record ADC	1 1 0 0 0	1 1 1	11 11 11 11	1.8 2.5	0.00 0.00	2.31 2.53	2.37 3.82	0.03	0.00	0.00	8.48	15.95		
	PGA to ADC	0 0 0 0 0	1 1 1	11 11 11 11	1.8 2.5	0.00 0.00	3.18 3.42	2.37 3.81	0.03	0.00	0.00	10.04	18.15		
	MIC to PGA to ADC (no Bias)	0 0 0 0 0	0 0 1	11 11 11 11	1.8 2.5	0.00 0.00	5.32 5.57	2.37 3.81	0.03	0.00	0.00	13.90	23.53		
	Mono Playback to Headphone	1 1 1 1 0	1 1 1	10 11 11 11	1.8 2.5	1.59 2.07	1.99 2.62	2.72 4.27	0.01	0.00	0.00	11.36	22.43		
6	Mono Playback to Speaker	1 1 1 1 0	1 1 1	11 11 10 10	1.8 2.5	0.00 0.00	0.20 0.22	4.42 6.77	0.01	1.00	0.00	12.05	21.21		
7	Stereo Playback to Headphone	1 1 1 1 0	1 1 1	10 10 11 11	1.8 2.5	2.77 3.27	2.00 2.63	2.91 4.28	0.01	0.00	0.00	13.84	25.48		
8	Stereo Playback to Speaker	1 1 1 1 0	1 1 1	11 11 10 10	1.8 2.5	0.00 0.00	0.20 0.22	4.38 6.80	0.01	1.00	0.00	11.98	21.28		
9	Stereo Passthrough to Headphone	1 1 1 1 0	1 1 1	10 10 11 11	1.8 2.5	2.79 3.18	1.91 2.14	1.06 1.81	0.01	0.00	0.00	10.39	17.85		
10	Mono Record and Playback PGA in (no MIC) to Mono HP	1 0 1 0 0	1 1 1	11 10 11 11	1.8 2.5	1.77 2.13	3.95 4.77	4.28 6.63	0.03	0.00	0.00	18.05	33.90		
11	Phone Monitor MIC (w/bias) in to Mono Out	1 0 1 0 0	1 0 0	11 10 11 11	1.8 2.5	1.76 2.15	5.33 6.19	4.28 6.69	0.03	0.00	0.00	20.52	37.65		
12	Stereo Record and Playback PGA in (no MIC) to St. HP Out	0 0 0 0 0	1 1 1	10 10 11 11	1.8 2.5	2.76 3.21	5.05 5.90	4.64 7.17	0.03	0.00	0.00	22.46	40.78		
13	Stereo Rec. and Full Playback PGA (no MIC) to St. HP and SPK	0 0 0 0 0	1 1 1	10 10 10 10	1.8 2.5	3.49 3.95	5.24 6.10	7.20 10.46	0.03	1.00	0.00	32.47	55.07		

20. Unless otherwise noted, test conditions are as follows: All zeros input, slave mode, sample rate = 48 kHz; No load. Digital (VD) and logic (VL) supply current will vary depending on speed mode and master/slave operation. ["Required Initialization Settings" on page 37](#) written on power up.

21. RESET pin 25 held LO, all clocks and data lines are held LO.

22. RESET pin 25 held HI, all clocks and data lines are held HI.

23. VL current will slightly increase in master mode.

## 4. APPLICATIONS

### 4.1 Overview

#### 4.1.1 Basic Architecture

The CS42L52 is a highly integrated, low-power, 24-bit audio CODEC comprised of a stereo analog-to-digital converter (ADC), a stereo digital-to-analog converter (DAC), a digital PWM modulator and two full-bridge power back-ends. The ADC and DAC are designed using multibit delta-sigma techniques - the DAC operates at an oversampling ratio of 128Fs and the ADC operates at 64Fs, where Fs is equal to the system sample rate.

The different clock rates maximize power savings while maintaining high performance. The PWM modulator operates at a fixed frequency of 384 kHz. The power FETs are configured for either stereo full-bridge or mono parallel full-bridge output. The CODEC operates in one of four sample rate speed modes: Quarter, Half, Single, and Double. It accepts and is capable of generating serial port clocks (SCLK, LRCK) derived from an input Master Clock (MCLK).

#### 4.1.2 Line and MIC Inputs

The analog input portion of the CODEC allows selection from and configuration of multiple combinations of stereo and microphone (MIC) sources. Eight line inputs with an option for two balanced MIC inputs, a MIC bias output, and a Programmable Gain Amplifier (PGA) comprise the analog front-end.

#### 4.1.3 Line and Headphone Outputs

The analog output portion of the CODEC includes a headphone amplifier capable of driving headphone and line-level loads. An on-chip charge pump creates a negative headphone supply allowing a full-scale output swing centered around ground. This eliminates the need for large DC-Blocking capacitors and allows the amplifier to deliver more power to headphone loads at lower supply voltages.

#### 4.1.4 Speaker Driver Outputs

The Class D power amplifiers drive 8 ohm (stereo) and 4 ohm (mono) speakers directly, without the need for an external filter. The power MOSFETS are powered directly from a battery eliminating the efficiency loss associated with an external regulator. Battery level monitoring and compensation maintains a steady output as battery levels fall. **NOTE:** The CS42L52 should only be used in captive speaker systems where the outputs are permanently tied to the speaker terminals.

#### 4.1.5 Fixed Function DSP Engine

The fixed-function digital signal processing engine processes both the PCM serial input data and ADC output data, allowing a mix between the two. Independent volume control, left/right channel swaps, mono mixes, tone control, and limiting functions also comprise the DSP engine.


#### 4.1.6 Beep Generator

The beep generator delivers tones at select frequencies across approximately two octave major scales. With independent volume control, beeps may be configured to occur continuously, periodically, or at single time intervals.

#### 4.1.7 Power Management

Three control registers provide independent power-down control of the ADC, DAC, PGA, MIC pre-amp, MIC bias, Headphone, and Speaker outputs, allowing operation in select applications with minimal power consumption.

## 4.2 Analog Inputs




**Figure 5. Analog Input Signal Flow**


Referenced Control	Register Location
<b>Analog Front End</b>	
PDN_PGAx	"Power Down PGAx" on page 42
PGAxVOL[5:0]	"PGAx Volume" on page 56
ADCB=A	"Analog Front-End Volume Setting B=A" on page 50
ANLGSFTx	"Ch. x Analog Soft Ramp" on page 49
ANLGZCx	"Ch. x Analog Zero Cross" on page 49
ADCxSEL[2:0]	"ADC Input Select" on page 48
PGAxSEL5,4,3,2,1	"PGA Input Mapping" on page 49
BIASLVL[2:0]	"MIC Bias Level" on page 48
PDN_BIAS	"Power Down MIC Bias" on page 43
PDN_ADCx	"Power Down ADCx" on page 43
PDN_CHRG	"Power Down ADC Charge Pump" on page 42
INV_ADCx	"Invert ADC Signal Polarity" on page 51
HPFRZx	"ADCx High-Pass Filter Freeze" on page 49
HPFx	"ADCx High-Pass Filter" on page 49
HPFx_CF[1:0]	"HPF x Corner Frequency" on page 50
ADCxOVFL	"ADCx Overflow (Read Only)" on page 71
<b>Digital Volume</b>	
ADCxMUTE	"ADC Mute" on page 51
ADCxVOL	"ADCx Volume" on page 57
ALCx	"ALCx Enable" on page 67
ALCxSRDIS	"ALCx Soft Ramp Disable" on page 55
ALCxZCDIS	"ALCx Zero Cross Disable" on page 56
ALCARATE[5:0]	"ALC Attack Rate" on page 67
ALCRRATE[5:0]	"ALC Release Rate" on page 68
MAX[2:0]	"ALC Maximum Threshold" on page 68
MIN[2:0]	"ALC Minimum Threshold" on page 69
NGALL	"Noise Gate All Channels" on page 69
NG	"Noise Gate Enable" on page 69
THRESH[3:0]	"Noise Gate Threshold and Boost" on page 70
NGDELAY[1:0]	"Noise Gate Delay Timing" on page 70
<b>Miscellaneous</b>	
DIGSUM[1:0]	"Digital Sum" on page 50
DIGMUX	"Digital MUX" on page 50

#### 4.2.1 MIC Inputs

The input pins 21, 22, 23, and 24 accept stereo line-level or microphone signals. For microphone inputs, either single-ended or differential configuration is allowed, providing programmable pre-amplification of low-level signals. In the single-ended configuration, an internal MUX chooses one of two stereo sets (selection is made independently on channels A and B). In the differential configuration, an internal voltage follower cascaded with the pre-amplifier maintains high input impedance and provides noise rejection above the **MICxGAIN** setting. The pre-amps are biased to VQ in both configurations.



**Figure 6. Single-Ended MIC Configuration**



**Figure 7. Differential MIC Configuration**

Referenced Control	Register Location
<b>MICxCFG</b> .....	" <b>MICx Configuration</b> " on page 55
<b>PDN_MICx</b> .....	" <b>Power Down MICx</b> " on page 43
<b>MICxGAIN</b> .....	" <b>MICx Gain</b> " on page 55

#### 4.2.2 Automatic Level Control (ALC)

When enabled, the ALC monitors the analog input signal after the digital attenuator, detects when peak levels exceed the maximum (MAX) threshold settings, and responds by applying attenuation as necessary to maintain the resulting level below the MAX threshold. To apply this attenuation, the ALC first lowers the PGA gain settings and then increases the digital attenuation levels. All attenuation is applied at a programmable attack rate.

When input signal levels fall below the minimum (MIN) threshold, the ALC responds by removing any attenuation that it has previously applied until all ALC-applied attenuation has been removed or until the MAX threshold is again crossed. To remove this attenuation, the ALC first decreases the digital attenuation levels and then increases the PGA gain. All attenuation is removed at a programmable release rate.

It should be noted that the ALC is applied independently to channels A and B with one exception: the input signals on both channels A and B must be below the MIN threshold in order for the ALC attenuation to be released on channel B.

Attack and release rates are affected by the ADC soft-ramp/zero-cross settings and sample rate, Fs. ALC soft-ramp and zero-cross dependency may be independently enabled/disabled.


*Recommended settings:* Best level control may be realized with the fastest attack and slowest release setting with soft ramp enabled in the control registers.

#### Notes:

1. When ALC x is enabled and the PGAxVOL[5:0] is set above 12 dB, the ADCxVOL[7:0] should not be set below 0 dB.
2. The maximum realized gain must be set in the PGAxVOL register. The ALC will only apply the gain set in the PGAxVOL.
3. The ALC maintains the output signal between the MIN/MAX thresholds. As input signal level changes, the level-controlled output may not always be the same but always falls within the thresholds.

**Referenced Control Register Location**

PGAxVOL[5:0] "PGAx Vol. and ALCx Transition Ctl.: ALC, PGA A (Address 12h) and ALC, PGA B (Address 13h)" on page 55  
 MAX[2:0], MIN[2:0] "ALC Threshold (Address 2Ch)" on page 68


**Figure 8. ALC**


#### 4.2.3 Noise Gate

The noise gate may be used to mute signal levels that fall below a programmable threshold. This prevents the ALC from applying gain to noise. A programmable delay may be used to set the minimum time before the noise gate attacks the signal.


**Note:** Maximum noise gate attenuation levels will depend on the gain applied in either the PGA or MIC pre-amplifier. For example: If both +32 dB pre-amplification and +12 dB programmable gain is applied, the maximum attenuation that the noise gate achieves will be 52 dB (-96 + 32 + 12) below full-scale.

**Referenced Control Register Location**

Noise Gate Controls ..... "Noise Gate Control (Address 2Dh)" on page 69



**Figure 9. Noise Gate Attenuation**

## 4.3 Analog Outputs




**Figure 10. DSP Engine Signal Flow**

Referenced Control	Register Location
<b>DSP</b>	
DEEMPH .....	<a href="#">“HP/Speaker De-emphasis” on page 53</a>
PMIXxMUTE.....	<a href="#">“PCM Mixer Channel x Mute” on page 58</a>
PMIXxVOL[6:0].....	<a href="#">“PCM Mixer Channel x Volume” on page 58</a>
INV_PCmx.....	<a href="#">“Invert PCM Signal Polarity” on page 52</a>
PCMxSWAP[1:0].....	<a href="#">“PCM Mix Channel Swap” on page 64</a>
AMIXxMUTE.....	<a href="#">“ADC Mixer Channel x Mute” on page 58</a>
AMIXxVOL[6:0].....	<a href="#">“ADC Mixer Channel x Volume” on page 58</a>
ADCxSWAP[1:0].....	<a href="#">“ADC Mix Channel Swap” on page 64</a>
MSTxVOL[7:0].....	<a href="#">“Master Volume Control” on page 63</a>
MSTxMUTE .....	<a href="#">“Master Playback Mute” on page 52</a>
DIGSFT .....	<a href="#">“Digital Soft Ramp” on page 53</a>
DIGZC .....	<a href="#">“Digital Zero Cross” on page 53</a>
PLYBCKB=A.....	<a href="#">“Playback Volume Setting B=A” on page 51</a>
TC_EN.....	<a href="#">“Tone Control Enable” on page 62</a>
BASS_CF[1:0].....	<a href="#">“Bass Corner Frequency” on page 62</a>
TREB_CF[1:0].....	<a href="#">“Treble Corner Frequency” on page 62</a>
BASS[3:0].....	<a href="#">“Bass Gain” on page 63</a>
TREB[3:0].....	<a href="#">“Treble Gain” on page 62</a>
LIMIT .....	<a href="#">“Peak Detect and Limiter” on page 66</a>
LIMSRDIS .....	<a href="#">“Limiter Soft Ramp Disable” on page 65</a>
LIMZCDIS.....	<a href="#">“Limiter Zero Cross Disable” on page 66</a>
LMAX[2:0].....	<a href="#">“Limiter Maximum Threshold” on page 65</a>
CUSH[2:0].....	<a href="#">“Limiter Cushion Threshold” on page 65</a>
LIMARATE[7:0].....	<a href="#">“Limiter Attack Rate” on page 67</a>
LIMRRATE[7:0] .....	<a href="#">“Limiter Release Rate” on page 66</a>



**Figure 11. PWM Output Stage**



**Figure 12. Analog Output Stage**


Referenced Control	Register Location
<b>PWM Control</b>	
SPKxMUTE .....	"Speaker Mute" on page 54
MUTE50/50 .....	"Speaker Mute 50/50 Control" on page 54
SPKMONO .....	"Speaker MONO Control" on page 54
SPKxVOL[7:0] .....	"Speaker Volume Control" on page 64
SPKSWAP .....	"Speaker Channel Swap" on page 54
SPKB=A .....	"Speaker Volume Setting B=A" on page 54
BATTCMP .....	"Battery Compensation" on page 71
VPREF[3:0] .....	"VP Reference" on page 72
VPLVL[7:0] .....	"VP Voltage Level (Read Only)" on page 72
PDN_SPKx[1:0].....	"Speaker Power Control" on page 44
SPKxSHRT .....	"Speaker Current Load Status (Read Only)" on page 72

Referenced Control	Register Location
<b>Analog Output</b>	
HPxMUTE .....	"Headphone Mute" on page 54
HPxVOL[7:0] .....	"Headphone Volume Control" on page 63
PDN_HPx[1:0].....	"Headphone Power Control" on page 44
HPGAIN[2:0].....	"Headphone Analog Gain" on page 51
PASSTHRUX .....	"Passthrough Analog" on page 52
PASSxMUTE .....	"Passthrough Mute" on page 52
PASSxVOL[7:0] .....	"Passthrough x Volume" on page 57
CHGFREQ .....	"Charge Pump Frequency" on page 73

#### 4.3.1 Beep Generator

The Beep Generator generates audio frequencies across approximately two octave major scales. It offers three modes of operation: Continuous, multiple, and single (one-shot) beeps. Sixteen on and eight off times are available.

**Note:** The Beep is generated before the limiter and may affect desired limiting performance. If the limiter function is used, it may be required to set the beep volume sufficiently below the threshold to prevent the peak detect from triggering. Since the master volume control, MSTxVOL[7:0], will affect the beep volume, DAC volume may alternatively be controlled using the PMIXxVOL[6:0] bits.



**Figure 13. Beep Configuration Options**

Referenced Control	Register Location
MSTxVOL[7:0].....	"Master Volume Control: MSTA (Address 20h) and MSTB (Address 21h)" on page 63
PMIXxVOL[6:0] .....	"PCMx Mixer Volume: PCMA (Address 1Ah) and PCMB (Address 1Bh)" on page 58
OFFTIME[2:0] .....	"Beep Off Time" on page 60
ONTIME[3:0] .....	"Beep On Time" on page 60
FREQ[3:0] .....	"Beep Frequency" on page 59
BEEP[1:0].....	"Beep Configuration" on page 61
BEEPMIXDIS .....	"Beep Mix Disable" on page 61
BPVOL[4:0] .....	"Beep Volume" on page 61


#### 4.3.2 Limiter

When enabled, the limiter monitors the digital input signal before the DAC and PWM modulators, detects when levels exceed the maximum threshold settings, and lowers the master volume at a programmable attack rate below the maximum threshold. When the input signal level falls below the maximum threshold, the AOUT volume returns to its original level set in the Master Volume Control register at a programmable release rate. Attack and release rates are affected by the DAC soft-ramp/zero-cross settings and sample rate, Fs. Limiter soft-ramp and zero-cross dependency may be independently enabled/disabled.

##### Notes:

1. **Recommended settings:** Best limiting performance may be realized with the fastest attack and slowest release setting with soft ramp enabled in the control registers. The MIN bits allow the user to set a threshold slightly below the maximum threshold for hysteresis control - this cushions the sound as the limiter attacks and releases.
2. The Limiter maintains the output signal between the MIN and MAX thresholds. As the digital input signal level changes, the level-controlled output may not always be the same but will always fall within the thresholds.

Referenced Control	Register Location
Limiter Controls .....	"Limiter Control 2, Release Rate (Address 28h)" on page 66, "Limiter Attack Rate (Address 29h)" on page 67
Master Volume Control.....	"Master Volume Control: MSTA (Address 20h) and MSTB (Address 21h)" on page 63



**Figure 14. Peak Detect and Limiter**

#### 4.4 Analog In to Analog Out Passthrough

The CS42L52 accommodates analog routing of the analog input signal directly to the headphone amplifiers. This feature is useful in applications that utilize an FM tuner where audio recovered over-the-air must be transmitted to the headphone amplifier without digital conversion in the ADC and DAC. This analog passthrough path reduces power consumption and is immune to modulator switching noise that could interfere with some tuners.

##### 4.4.1 Overriding the ADC Power Down

To accommodate automatic activation of the speaker amplifier when the SPK/HP\_SW switch pin changes, the CS42L52 provides the option to automatically power up the ADC whenever the analog signal must route to the digital PWM modulator, regardless of the PDN\_ADC bit. Refer to the table below for details on how this ADC power-down override functions in accordance with the state of the speaker channels. The shaded cells represent normal ADC operation when passthrough is disabled.

PDN_ADC	PASSTHRU	PDN_OVRD	Speaker Channel	ADC Status
0	x	x	x	Powered UP
1	0	x	x	Powered DOWN
	1	0	x	Powered DOWN
		1	OFF	Powered DOWN
			ON	Powered UP

When PASSTHRU and PDN\_OVRD are enabled, turning the speaker channel ON (by writing '11'b to SP-Kx\_PDN[1:0] or by automatic activation of the headphone detect switch, SPK/HP\_SW) will automatically disable the ADCx\_PDN in order to convert the analog input to a digital signal for the PWM modulator. This allows automatic analog input routing to the speaker amplifiers.

Referenced Control	Register Location
PDN_ADCx .....	"Power Down ADCx" on page 43
PASSTHRU .....	"Passthrough Analog" on page 52
PDN_OVRD .....	"Power Down ADC Override" on page 43
SPKx_PDN[1:0].....	"Speaker Power Control" on page 44

#### 4.4.2 Overriding the PGA Power Down

To accommodate automatic activation of the headphone amplifier when the SPK/HP\_SW switch pin changes, the CS42L52 will automatically power up the PGA whenever passthrough is enabled, regardless of the PDN\_PGA setting. Refer to the table below for details on how this PGA power-down override functions in accordance with the state of the headphone channels. The shaded cells represent normal PGA operation when passthrough is disabled.

PDN_PGA	PASSTHRU	HP Channel	PGA Status
0	x	x	Powered UP
1	0	x	Powered DOWN
	1	OFF	Powered DOWN
		ON	Powered UP

When passthrough is enabled, turning the headphone channel ON (by writing '11'b to HPx\_PDN[1:0] or by automatic activation of the headphone detect switch, SPK/HP\_SW) will automatically disable the PGAx\_PDN in order to transmit the analog signal to the headphone.

Referenced Control	Register Location
PDN_PGAX .....	"Power Down PGAX" on page 42
PASSTHRU.....	"Passthrough Analog" on page 52
HPx_PDN[1:0].....	"Headphone Power Control" on page 44

### 4.5 PWM Outputs

**Note:** The PWM speaker amplifiers should not be used in the 384x MCLK modes (18.4320 and 16.9344 MHz).

#### 4.5.1 Mono Speaker Output Configuration

The CS42L52 accommodates a stereo as well as a mono speaker output configuration. In mono mode the output drivers of each channel are connected in parallel to deliver maximum power to a 4 ohm speaker. Refer to the table below for pin mapping in mono configuration.

Pin	Speaker Output			
	SPKMONO=0		SPKMONO=1	
	SPKSWAP=0	SPKSWAP=1	SPKSWAP=0	SPKSWAP=1
4	SPKOUTA+	SPKOUTB+	SPKOUTA+	SPKOUTB+
6	SPKOUTA-	SPKOUTB-	SPKOUTA+	SPKOUTB+
7	SPKOUTB+	SPKOUTA+	SPKOUTA-	SPKOUTB-
9	SPKOUTB-	SPKOUTA-	SPKOUTA-	SPKOUTB-

Referenced Control	Register Location
SPKMONO .....	"Speaker MONO Control" on page 54
SPKSWAP .....	"Speaker Channel Swap" on page 54

## 4.5.2 VP Battery Compensation

The CS42L52 provides the option to maintain a desired power output level, independent of the VP supply. When enabled, this feature works by monitoring the voltage on the VP supply and *reducing the attenuation* on the speaker outputs when VP voltage levels fall.

**Note:** The internal ADC that monitors the VP supply operates from the VA supply. Calculations are based on typical VA levels of 1.8 V and 2.5 V using the VPREF bits.

### 4.5.2.1 Maintaining a Desired Output Level

Using SPKxVOL, the speaker output level must first be attenuated by the decibel equivalent of the expected VP supply range (MAX relative to MIN). The CS42L52 then gradually *reduces* the attenuation as the VP supply drops from its maximum level, maintaining a nearly constant power output.

**Compensation Example 1** (VP Battery supply ranges from 4.5 V to 3.0 V)


1. Set speaker attenuation (SPKxVOL) to -3.5 dB. *The VP supply changes ~3.5 dB.*
2. Set the reference VP supply (VPREF) to 4.5 V.
3. Enable battery compensation (BATTCMP).

*The CS42L52 automatically adjusts the output level as the battery discharges.*

**Compensation Example 2** (VP Battery supply ranges from 5.0 V to 1.6 V)

1. Set speaker attenuation (SPKxVOL) to -10 dB. *The VP supply changes ~9.9 dB.*
2. Set the reference VP supply (VPREF) to 5.0 V.
3. Enable battery compensation (BATTCMP).

*The CS42L52 automatically adjusts the output level as the battery discharges. Refer to [Figure 15 on page 33](#). In this example, the VP supply changes over a wide range, illustrating the accuracy of the CS42L52's battery compensation.*



**Figure 15. Battery Compensation**

Referenced Control	Register Location
VPREF .....	"VP Reference" on page 72
SPKxVOL .....	"Speaker Volume Control" on page 64

## 4.6 Serial Port Clocking

The CODEC serial audio interface port operates either as a slave or master, determined by the M/S bit. It accepts externally generated clocks in Slave Mode and will generate synchronous clocks derived from an

input master clock (MCLK) in Master Mode. Refer to the tables below for the required setting in register 05h and 06h associated with a given MCLK and sample rate.

<b>Referenced Control</b>	<b>Register Location</b>
M/S Register 05h	"Master/Slave Mode" on page 46 "Clocking Control (Address 05h)" on page 44
Register 06h	"Interface Control 1 (Address 06h)" on page 46

<b>MCLK (MHz)</b>	<b>Sample Rate, Fs (kHz)</b>	<b>SPEED[1:0] (AUTO=0'b)</b>	<b>32kGROUP</b>	<b>VIDEOCLK</b>	<b>RATIO[1:0]</b>	<b>MCLKDIV2</b>
12.2880	8.0000	11	1	0	00	0
	12.0000	11	0	0	00	0
	16.0000	10	1	0	00	0
	24.0000	10	0	0	00	0
	32.0000	01	1	0	00	0
	48.0000	01	0	0	00	0
	96.0000	00	0	0	00	0
	11.0250	11	0	0	00	0
11.2896	22.0500	10	0	0	00	0
	44.1000	01	0	0	00	0
	88.2000	00	0	0	00	0
	8.0000	11	1	0	00	0
18.4320 (Slave Mode ONLY)	12.0000	11	0	0	00	0
	16.0000	10	1	0	00	0
	24.0000	10	0	0	00	0
	32.0000	01	1	0	00	0
	48.0000	01	0	0	00	0
	96.0000	00	0	0	00	0
	8.0182	11	0	0	10	0
	11.0250	11	0	0	00	0
16.9344 (Slave Mode ONLY)	22.0500	10	0	0	00	0
	44.1000	01	0	0	00	0
	88.2000	00	0	0	00	0
	8.0000	11	1	0	01	0
	11.0294	11	0	0	11	0
12.0000	12.0000	11	0	0	01	0
	16.0000	10	1	0	01	0
	22.0588	10	0	0	11	0
	24.0000	10	0	0	01	0
	32.0000	01	1	0	01	0
	44.1176	01	0	0	11	0
	48.0000	01	0	0	01	0
	88.2353	00	0	0	11	0
	96.0000	00	0	0	01	0
	8.0000	11	1	0	01	1
24.0000	11.0294	11	0	0	11	1
	12.0000	11	0	0	01	1
	16.0000	10	1	0	01	1
	22.0588	10	0	0	11	1
	24.0000	10	0	0	01	1
	32.0000	01	1	0	01	1
	44.1176	01	0	0	11	1
	48.0000	01	0	0	01	1
	88.2353	00	0	0	11	1
	96.0000	00	0	0	01	1


**Table 1. MCLK, LRCK Quick Decode**

MCLK (MHz)	Sample Rate, Fs (kHz)	SPEED[1:0] (AUTO='0'b)	32kGROUP	VIDEOCLK	RATIO[1:0]	MCLKDIV2
27.0000	8.0000	11	1	1	01	0
	12.0000	11	0	1	01	0
	24.0000	10	0	1	01	0
	32.0000	01	1	1	01	0
	44.1176	01	0	1	11	0
	48.0000	01	0	1	01	0
	11.0294	11	0	1	11	0
	22.0588	10	0	1	11	0
	16.0000	10	1	1	01	0


**Table 1. MCLK, LRCK Quick Decode**

#### 4.7 Digital Interface Formats


The serial port operates in standard I<sup>2</sup>S, Left-justified, Right-justified (DAC only), or DSP Mode digital interface formats with varying bit depths from 16 to 24. Data is clocked out of the ADC or into the DAC on the rising edge of SCLK.



**Figure 16. I<sup>2</sup>S Format**




**Figure 17. Left-Justified Format**



**Figure 18. Right-Justified Format (DAC only)**

##### 4.7.1 DSP Mode

In DSP Mode, the LRCK acts as a frame sync for 2 data-packed words (left and right channel) input on SDIN and output on SDOUT. The MSB is input/output on the first SCLK rising edge after the frame sync rising edge. The right channel immediately follows the left channel.



**Figure 19. DSP Mode Format**

When configuring the 16-bit SDOUT word length with an 8 kHz sample rate in master mode and when SCLK is set equal to MCLK, perform the following write sequences:

**Register commands ONLY when entering DSP 16-bit, 8 kHz Fs, SCLK=MCLK, master mode:**

	Register[Bits]	Value	Description
1	0x0C[1:0]	0x03	Mute the ADC outputs to ensure no audible artifacts are transmitted when changing modes.
2	Refer to <a href="#">Section 4.10</a>		Follow the recommended power down sequence for the HP and PWM outputs.
3	0x02[0]	0x01	Power down the CODEC.
4	0x05[7:0]	0x72	Enable 8 kHz Fs for MCLK=12.000 MHz.
5	0x06[7:0]	0x93	Enable DSP 16-bit master mode.
6	0x07[6]	0x01	Enable SCLK=MCLK.
7	0x33[6]	0x01	Undisclosed register command for enabling mode mentioned above.
8	Refer to <a href="#">Section 4.9</a>		Follow the recommended power up sequence for the HP and PWM outputs.
9	0x02[0]	0x00	Power up the CODEC.
10	0x0C[1:0]	0x00	Unmute the ADC outputs.

**Register commands when exiting DSP 16-bit, 8 kHz Fs, SCLK=MCLK, master mode:**

	Register[Bits]	Value	Description
1	0x0C[1:0]	0x03	Mute the ADC outputs to ensure no audible artifacts are transmitted when changing modes.
2	Refer to <a href="#">Section 4.10</a>		Follow the recommended power down sequence for the HP and PWM outputs.
3	0x02[0]	0x01	Power down the CODEC.
4	0x05[7:0]	0x20	Enable 48 kHz Fs for MCLK = 12.2880 MHz or re-establish original settings.
5	0x06[7:0]	0x00	Enable Left-Justified 24-bit slave mode or re-establish original settings.
6	0x07[6]	0x00	Disable SCLK=MCLK or re-establish original settings.
7	0x33[6]	0x00	Undisclosed register command for disabling mode mentioned above.
8	Refer to <a href="#">Section 4.9</a>		Follow the recommended power up sequence for the HP and PWM outputs.
9	0x02[0]	0x00	Power up the CODEC.
10	0x0C[1:0]	0x00	Unmute the ADC outputs.

## 4.8 Initialization

The CODEC enters a Power-down state on initial power-up. The interpolation and decimation filters, delta-sigma and PWM modulators, and control port registers are reset. The internal voltage reference, and switched-capacitor low-pass filters are powered down.

The device remains in Power-down state until the RESET pin is brought high. The control port is accessible once RESET is high and the desired register settings can be loaded per the descriptions in the [Section 6](#).

Once MCLK is valid, the quiescent voltage, VQ, and the internal voltage reference, FILT+, will begin powering up to normal operation. The charge pump slowly powers up and charges the capacitors. Power is then applied to the headphone amplifiers and switched-capacitor filters, and the analog/digital outputs enter a muted state. Once LRCK is valid, MCLK occurrences are counted over one LRCK period to determine the MCLK/LRCK frequency ratio and normal operation begins.

#### 4.9 Recommended Power-up Sequence

1. Hold RESET low until the power supplies are stable.
2. Bring RESET high.
3. The default state of the PDN bit is 1. Load the desired register settings while keeping the PDN bit set to 11.
4. Load the required initialization settings listed in [Section 4.11](#).
5. Apply MCLK at the appropriate frequency, as discussed in [Section 4.6](#). SCLK may be applied or set to master at any time; LRCK may only be applied or set to master while the PDN bit is set to 1.
6. Set the PDN bit to 0.
7. Bring RESET low if the analog or digital supplies drop below the recommended operating condition to prevent power glitch related issues.

#### 4.10 Recommended Power-Down Sequence

To minimize audible pops when turning off or placing the CODEC in standby:

1. Mute the DACs, PWM outputs and ADCs.
2. Disable soft ramp and zero cross volume transitions.
3. Set the PDN bit to 1.
4. Wait at least 100  $\mu$ s.

The CODEC will be fully powered down after this 100  $\mu$ s delay. Prior to the removal of the master clock (MCLK), this delay of at least 100  $\mu$ s must be implemented after step 3 to avoid premature disruption of the CODEC's power down sequence.

A disruption in the CODEC's power down sequence (i.e. removing the MCLK signal before this 100  $\mu$ s delay) has consequences on both the headphone and speaker amplifiers: The charge pump may stop abruptly, causing the headphone amplifiers to drive the outputs up to the +VHP supply. Also, the last state of each '+' and '-' PWM output terminal before the premature removal of MCLK could randomly be held at either VP or AGND. When this event occurs, it is possible for each PWM terminal to output opposing potentials, creating a DC source into the speaker voice coil.

The disruption of the CODEC's power down sequence may also cause clicks and pops on the output of the DACs as the modulator holds the last output level before the MCLK signal was removed.

5. Optionally, MCLK may be removed at this time.
6. To achieve the lowest operating quiescent current, bring RESET low. All control port registers will be reset to their default state.
7. Power Supply Removal (Option 1): Switch power supplies to a high impedance state.
8. Power Supply Removal (Option 2): To minimize pops when the power supplies are pulled to ground, a discharge resistor must be added in parallel with the capacitor on the FILT+ pin. With a 1  $M\Omega$  resistor and a 2.2  $\mu$ F capacitor on FILT+, FILT+ will ramp to ground in approximately 5 seconds. A 1  $M\Omega$  resistor on FILT+ reduces the full scale input/output voltage by approximately 0.25 dB.

After step 5, wait the required time for FILT+ to ramp to ground before pulling VA to ground.

#### 4.11 Required Initialization Settings

The current and thresholds required for various sections in the CODEC must be adjusted by implementing the initialization settings shown below after power-up sequence step 3. All performance and power consumption measurements were taken with the following settings:

1. Write 0x99 to register 0x00.
2. Write 0xBA to register 0x3E.
3. Write 0x80 to register 0x47.
4. Write 1 to bit 7 in register 0x32.
5. Write 00 to bit 7 in register 0x32.
6. Write 0x00 to register 0x00.

## 4.12 Control Port Operation

The control port is used to access the registers, allowing the CODEC to be configured for the desired operational modes and formats. The operation of the control port may be completely asynchronous with respect to the audio sample rates. However, to avoid potential interference problems, the control port pins should remain static if no operation is required.


The control port operates using an I<sup>2</sup>C interface with the CODEC acting as a slave device.

### 4.12.1 I<sup>2</sup>C Control


SDA is a bidirectional data line. Data is clocked into and out of the device by the clock, SCL. The AD0 pin sets the LSB of the chip address; '0' when connected to DGND, '1' when connected to VL. This pin may be driven by a host controller or directly connected to VL or DGND. The AD0 pin state is sensed and the LSB of the chip address is set upon the release of the RESET signal (a low-to-high transition).

The signal timings for a read and write cycle are shown in [Figure 20](#) and [Figure 21](#). A Start condition is defined as a falling transition of SDA while the clock is high. A Stop condition is defined as a rising transition of SDA while the clock is high. All other transitions of SDA occur while the clock is low. The first byte sent to the CS42L52 after a Start condition consists of a 7-bit chip address field and a R/W bit (high for a read, low for a write).

The upper 6 bits of the address field are fixed at 100101. To communicate with the CS42L52, the chip address field, which is the first byte sent to the CS42L52, should match 100101 followed by the setting of the AD0 pin. The eighth bit of the address is the R/W bit. If the operation is a write, the next byte is the Memory Address Pointer (MAP), which selects the register to be read or written. If the operation is a read, the contents of the register pointed to by the MAP will be output. Setting the auto-increment bit in MAP allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit. The ACK bit is output from the CS42L52 after each input byte is read and is input to the CS42L52 from the microcontroller after each transmitted byte.



**Figure 20. Control Port Timing, I<sup>2</sup>C Write**



**Figure 21. Control Port Timing, I<sup>2</sup>C Read**

Since the read operation cannot set the MAP, an aborted write operation is used as a preamble. As shown in [Figure 21](#), the write operation is aborted after the acknowledge for the MAP byte by sending a stop condition. The following pseudocode illustrates an aborted write operation followed by a read operation.

```

Send start condition.
Send 10010100 (chip address and write operation).
Receive acknowledge bit.
Send MAP byte, auto-increment off.
Receive acknowledge bit.
Send stop condition, aborting write.
Send start condition.
Send 10010101 (chip address and read operation).
Receive acknowledge bit.
Receive byte, contents of selected register.
Send acknowledge bit.
Send stop condition.

```

Setting the auto-increment bit in the MAP allows successive reads or writes of consecutive registers. Each byte is separated by an acknowledge bit.

#### 4.12.2 Memory Address Pointer (MAP)

The MAP byte comes after the address byte and selects the register to be read or written. Refer to the pseudo code above for implementation details.

##### 4.12.2.1 Map Increment (INCR)

The device has MAP auto-increment capability enabled by the INCR bit (the MSB) of the MAP. If INCR is set to 0, MAP will stay constant for successive I<sup>2</sup>C writes or reads. If INCR is set to 1, MAP will auto-increment after each byte is read or written, allowing block reads or writes of successive registers.

## 5. REGISTER QUICK REFERENCE

Default values are shown below the bit names. Unless otherwise specified, all “Reserved” bits must maintain their default values.

Adr.	Function	7	6	5	4	3	2	1	0
01h p 42	ID	CHIPID4 1	CHIPID3 1	CHIPID2 1	CHIPID1 0	CHIPID0 0	REVID2 x	REVID1 x	REVID0 x
02h p 42	Power Ctl 1	PDN_CHRG 0	Reserved	Reserved	PDN_PGAB 0	PDN_PGAA 0	PDN_ADCB 0	PDN_ADCA 0	PDN 1
03h p 43	Power Ctl 2	Reserved 0	Reserved	Reserved 0	OVRDB 0	OVRDA 0	PDN_MICB 1	PDN_MICA 1	PDN_BIAS 1
04h p 44	Power Ctl 3	PDN_HPB1 0	PDN_HPB0 0	PDN_HPA1 0	PDN_HPA0 0	PDN_SPKB1 0	PDN_SPKB0 1	PDN_SPKA1 0	PDN_SPKA0 1
05h p 44	Clocking Ctl	AUTO 1	SPEED1 0	SPEED0 1	32kGROUP 0	VIDEOCLK 0	RATIO1 0	RATIO0 0	MCLKDIV2 0
06h p 46	Interface Ctl 1	M/S 0	INV_SCLK 0	ADCDIF 0	DSP 0	DACDIF1 0	DACDIF0 0	AWL1 0	AWL0 0
07h p 47	Interface Ctl 2	Reserved 0	SCLK=MCLK 0	DIGLOOP 0	3ST_SP 0	INV_SWCH 0	BIASLVL2 0	BIASLVL1 0	BIASLVL0 0
08h p 48	Input A Select	ADCASEL2 1	ADCASEL1 0	ADCASEL0 0	PGAASEL5 0	PGAASEL4 0	PGAASEL3 0	PGAASEL2 0	PGAASEL1 1
09h p 48	Input B Select	ADCSEL2 1	ADCSEL1 0	ADCSEL0 0	PGABSEL5 0	PGABSEL4 0	PGABSEL3 0	PGABSEL2 0	PGABSEL1 1
0Ah p 49	Analog, HPF Ctl	HPFB 1	HPFRZB 0	HPFA 1	HPFRZA 0	ANLGSFTB 0	ANLGZCB 1	ANLGSFTA 0	ANLGZCA 1
0Bh p 50	ADC HPF Cor- ner Freq.	Reserved 0	Reserved	Reserved 0	Reserved 0	HPFB_CF1 0	HPFB_CF0 0	HPFA_CF1 0	HPFA_CF0 0
0Ch p 50	Misc. ADC Ctl	ADCB=A 0	DIGMIX 0	DIGSUM1 0	DIGSUM0 0	INV_ADCB 0	INV_ADCA 0	ADCBMUTE 0	ADCAMUTE 0
0Dh p 51	Playback Ctl 1	HPGAIN2 0	HPGAIN1 1	HPGAIN0 1	PLYBCKB=A 0	INV_PCMB 0	INV_PCMA 0	MSTBMUTE 0	MSTAMUTE 0
0Eh p 52	Misc. Ctl	PASSTHRUB 0	PASSTHRU4 0	PASSBMMUTE 0	PASSAMUTE 0	FREEZE 0	DEEMPH 0	DIGSFT 1	DIGZC 0
0Fh p 54	Playback Ctl 2	HPBMUTE 0	HPAMUTE 0	SPKBMUTE 0	SPKAMUTE 0	SPKB=A 0	SPKSWAP 0	SPKMONO 0	MUTE50/50 0
10h p 55	MICA Amp Ctl	Reserved 0	MICASEL 0	MICACFG 0	MICAGAIN4 0	MICAGAIN3 0	MICAGAIN2 0	MICAGAIN1 0	MICAGAIN0 0
11h p 55	MICB Amp Ctl	Reserved 0	MICBSEL 0	MICBCFG 0	MICBGAIN4 0	MICBGAIN3 0	MICBGAIN2 0	MICBGAIN1 0	MICBGAIN0 0
12h p 55	PGAA Vol, Misc	ALCASRDIS 0	ALCAZCDIS 0	PGAAVOL5 0	PGAAVOL4 0	PGAAVOL3 0	PGAAVOL2 0	PGAAVOL1 0	PGAAVOLO 0
13h p 55	PGAB Vol, Misc	ALCBSRDIS 0	ALCBZCDIS 0	PGABVOL5 0	PGABVOL4 0	PGABVOL3 0	PGABVOL2 0	PGABVOL1 0	PGABVOLO 0
14h p 57	Passthru A Vol	PASSAVOL7 0	PASSAVOL6 0	PASSAVOL5 0	PASSAVOL4 0	PASSAVOL3 0	PASSAVOL2 0	PASSAVOL1 0	PASSAVOL0 0
15h p 57	Passthru B Vol	PASSBVOL7 0	PASSBVOL6 0	PASSBVOL5 0	PASSBVOL4 0	PASSBVOL3 0	PASSBVOL2 0	PASSBVOL1 0	PASSBVOL0 0
16h p 57	ADCA Vol	ADCAVOL7 0	ADCAVOL6 0	ADCAVOL5 0	ADCAVOL4 0	ADCAVOL3 0	ADCAVOL2 0	ADCAVOL1 0	ADCAVOLO 0
17h p 57	ADCB Vol	ADCBVOL7 0	ADCBVOL6 0	ADCBVOL5 0	ADCBVOL4 0	ADCBVOL3 0	ADCBVOL2 0	ADCBVOL1 0	ADCBVOLO 0
18h p 58	ADCMIXA Vol	AMIXAMUTE 1	AMIXAVOL6 0	AMIXAVOL5 0	AMIXAVOL4 0	AMIXAVOL3 0	AMIXAVOL2 0	AMIXAVOL1 0	AMIXAVOL0 0
19h p 58	ADCMIXB Vol	AMIXBMUTE 1	AMIXBVOL6 0	AMIXBVOL5 0	AMIXBVOL4 0	AMIXBVOL3 0	AMIXBVOL2 0	AMIXBVOL1 0	AMIXBVOL0 0
1Ah p 58	PCMMIXA Vol	PMIXAMUTE 0	PMIXAVOL6 0	PMIXAVOL5 0	PMIXAVOL4 0	PMIXAVOL3 0	PMIXAVOL2 0	PMIXAVOL1 0	PMIXAVOL0 0

Adr.	Function	7	6	5	4	3	2	1	0
1Bh p 58	PCMMIXB Vol	PMIXBMUTE0	PMIXBVOL60	PMIXBVOL50	PMIXBVOL40	PMIXBVOL30	PMIXBVOL20	PMIXBVOL10	PMIXBVOL00
1Ch p 59	BEEP Freq, On Time	FREQ30	FREQ20	FREQ10	FREQ00	ONTIME30	ONTIME20	ONTIME10	ONTIME00
1Dh p 60	BEEP Vol, Off Time	OFFTIME20	OFFTIME10	OFFTIME00	BPVOL40	BPVOL30	BPVOL20	BPVOL10	BPVOL00
1Eh p 61	BEEP, Tone Cfg.	BEEP10	BEEP00	BEEPMIXDIS0	TREB_CF10	TREB_CF00	BASS_CF10	BASS_CF00	TC_EN0
1Fh p 62	Tone Ctl	TREB31	TREB20	TREB10	TREB00	BASS31	BASS20	BASS10	BASS00
20h p 63	Master A Vol	MSTAVOL70	MSTAVOL60	MSTAVOL50	MSTAVOL40	MSTAVOL30	MSTAVOL20	MSTAVOL10	MSTAVOLO0
21h p 63	Master B Vol	MSTBVOL70	MSTBVOL60	MSTBVOL50	MSTBVOL40	MSTBVOL30	MSTBVOL20	MSTBVOL10	MSTBVOL00
22h p 63	Headphone A Volume	HPAVOL70	HPAVOL60	HPAVOL50	HPAVOL40	HPAVOL30	HPAVOL20	HPAVOL10	HPAVOL00
23h p 63	Headphone B Volume	HPBVOL70	HPBVOL60	HPBVOL50	HPBVOL40	HPBVOL30	HPBVOL20	HPBVOL10	HPBVOL00
24h p 64	Speaker A Volume	SPKAVOL70	SPKAVOL60	SPKAVOL50	SPKAVOL40	SPKAVOL30	SPKAVOL20	SPKAVOL10	SPKAVOL00
25h p 64	Speaker B Volume	SPKBVOL70	SPKBVOL60	SPKBVOL50	SPKBVOL40	SPKBVOL30	SPKBVOL20	SPKBVOL10	SPKBVOL00
26h p 64	Channel Mixer and Swap	PCMASWP10	PCMASWP00	PCMBSWP10	PCMBSWP00	ADCASWP10	ADCASWP00	ADCBSWP10	ADCBSWP00
27h p 65	Limit Ctl 1, Thresholds	LMAX20	LMAX10	LMAX00	CUSH20	CUSH10	CUSH00	LIMSRDIS0	LIMZCDIS0
28h p 66	Limit Ctl 2, Release Rate	LIMIT0	LIMIT_ALL1	LIMRRATE51	LIMRRATE41	LIMRRATE31	LIMRRATE21	LIMRRATE11	LIMRRATE01
29h p 67	Limiter Attack Rate	Reserved1	Reserved1	LIMARATE50	LIMARATE40	LIMARATE30	LIMARATE20	LIMARATE10	LIMARATE00
2Ah p 67	ALC Ctl 1, Attack Rate	ALCB0	ALCA0	ALCARATE50	AALCRATE40	ALCARATE30	ALCARATE20	ALCARATE10	ALCARATE00
2Bh p 68	ALC Release Rate	Reserved0	Reserved0	ALCRRATE51	ALCRRATE41	ALCRRATE31	ALCRRATE21	ALCRRATE11	ALCRRATE01
2Ch p 68	ALC Thresh- olds	ALCMAX20	ALCMAX10	ALCMAX00	ALCMIN20	ALCMIN10	ALCMIN00	Reserved0	Reserved0
2Dh p 69	Noise Gate Ctl	NGALL0	NG0	NGBOOST0	THRESH20	THRESH10	THRESH00	NGDELAY10	NGDELAY00
2Eh p 70	Overflow and Clock Status	Reserved0	SPCLKERR0	DSPBOVFL0	DSPAOVFL0	PCMAOVFL0	PCMBOVFL0	ADCAOVFL0	ADCBOVFL0
2Fh p 71	Battery Com- pensation	BATTCMP0	VPMONITOR0	Reserved0	Reserved0	VPREF30	VPREF20	VPREF10	VPREF00
30h p 72	VP Battery Level	VPLVL70	VPLVL60	VPLVL50	VPLVL40	VPLVL30	VPLVL20	VPLVL10	VPLVL00
31h p 72	Speaker Status	Reserved0	Reserved0	SPKASHRT0	SPKBSHRT0	SPKR/HP0	Reserved0	Reserved0	Reserved0
32h	Reserved	Reserved0	Reserved0	Reserved1	Reserved1	Reserved0	Reserved1	Reserved1	Reserved1
33h	Reserved	Reserved0	Reserved0	Reserved0	Reserved0	Reserved0	Reserved0	Reserved0	Reserved0
34h p 73	Charge Pump Frequency	CHGFREQ30	CHGFREQ21	CHGFREQ10	CHGFREQ01	Reserved1	Reserved1	Reserved1	Reserved1

## 6. REGISTER DESCRIPTION

All registers are read/write except for the Chip I.D. and Revision Register and Interrupt Status Register, which are read only. See the following bit definition tables for bit assignment information. The default state of each bit after a power-up sequence or reset is listed in each bit description. Unless otherwise specified, all “Reserved” bits must maintain their default value.

### 6.1 Chip I.D. and Revision Register (Address 01h) (Read Only)

7	6	5	4	3	2	1	0
CHIPID4	CHIPID3	CHIPID2	CHIPID1	CHIPID0	REVID2	REVID1	REVID0

#### 6.1.1 *Chip I.D. (Read Only)*

I.D. code for the CS42L52.

CHIPID[4:0]	Device
11100	CS42L52

#### 6.1.2 *Chip Revision (Read Only)*

CS42L52 revision level.

REVID[2:0]	Revision Level
000	A0
001	A1
010	B0
011	B1

### 6.2 Power Control 1 (Address 02h)

7	6	5	4	3	2	1	0
PDN_CHRG	Reserved	Reserved	PDN_PGAB	PDN_PGAA	PDN_ADCB	PDN_ADCA	PDN

#### 6.2.1 *Power Down ADC Charge Pump*

Configures the power state of the ADC charge pump.

PDN_CHRG	ADC Charge Pump Status
0	Powered Up
1	Powered Down

#### 6.2.2 *Power Down PGAx*

Configures the power state of PGA channel x.

PDN_PGAx	PGA Status
0	Powered Up (ONLY when the ADC or the analog passthru is used)
1	Powered Down
Application	<a href="#">“Analog In to Analog Out Passthrough” on page 31</a>

#### Notes:

1. The CS42L52 employs a scheme for controlling the power to the PGA when PASSTHRU (“[Passthrough Analog](#)” on page 52) is enabled. Refer to the referenced application for more information.
2. This bit should be used in conjunction with ADCxSEL and PGAxSEL bits to determine the analog

input path. The PGAxSEL bits may be used to isolate the input signal(s) from the PGA outputs. When the PGA is powered down, no input should be selected. Refer to “[ADC Input Select](#)” on page 48 and “[PGA Input Mapping](#)” on page 49 for the required settings.

### **6.2.3 Power Down ADCx**

Configures the power state of ADC channel x.

PDN_ADCx	ADC Status
0	Powered Up
1	Powered Down
<b>Application</b>	<a href="#">“Analog In to Analog Out Passthrough” on page 31</a>

**Notes:**

1. The CS42L52 employs a scheme for controlling the power to the ADC when PASSTHRU (“[Passthrough Analog](#)” on page 52) and PDN\_OVRD (“[Power Down ADC Override](#)” on page 43) are enabled. Refer to the referenced application.

### **6.2.4 Power Down**

Configures the power state of the entire CODEC.

PDN	CODEC Status
0	Powered Up
1	Powered Down

## **6.3 Power Control 2 (Address 03h)**

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	OVRDB	OVRDA	PDN_MICB	PDN_MICA	PDN_BIAS

### **6.3.1 Power Down ADC Override**

Configures an override of the power down control for ADCx.

OVRDx	PDN_ADC Override
0	Disable
1	Enable
<b>Application</b>	<a href="#">“Analog In to Analog Out Passthrough” on page 31</a>

### **6.3.2 Power Down MICx**

Configures the power state of the microphone pre-amplifier for channel x.

PDN_MICx	MIC Pre-Amp Status
0	Powered Up
1	Powered Down
<b>Application</b>	<a href="#">“MIC Inputs” on page 26</a>

### **6.3.3 Power Down MIC Bias**

Configures the power state of the microphone bias circuit.

PDN_BIAS	MIC Bias Status
0	Powered Up
1	Powered Down

## 6.4 Power Control 3 (Address 04h)

7	6	5	4	3	2	1	0
PDN_HPx[1:0]							
PDN_HPB1	PDN_HPB0	PDN_HPA1	PDN_HPA0	PDN_SPKB1	PDN_SPKB0	PDN_SPKA1	PDN_SPKA0

### 6.4.1 Headphone Power Control

Configures how the SPKR/HP pin, 31, controls the power for the headphone amplifier.

PDN_HPx[1:0]	Headphone Status
00	Headphone channel is ON when the SPKR/HP pin, 31, is LO. Headphone channel is OFF when the SPKR/HP pin, 31, is HI.
01	Headphone channel is ON when the SPKR/HP pin, 31, is HI. Headphone channel is OFF when the SPKR/HP pin, 31, is LO.
10	Headphone channel is always ON.
11	Headphone channel is always OFF.

### 6.4.2 Speaker Power Control

Configures how the SPKR/HP pin, 31, controls the power for the speaker amplifier.

PDN_SPKx[1:0]	Speaker Status
00	Speaker channel is ON when the SPKR/HP pin, 31, is LO. Speaker channel is OFF when the SPKR/HP pin, 31, is HI.
01	Speaker channel is ON when the SPKR/HP pin, 31, is HI. Speaker channel is OFF when the SPKR/HP pin, 31, is LO.
10	Speaker channel is always ON.
11	Speaker channel is always OFF.

## 6.5 Clocking Control (Address 05h)

7	6	5	4	3	2	1	0
AUTO	SPEED1	SPEED0	32k_GROUP	VIDEOCLK	RATIO1	RATIO0	MCLKDIV2

### 6.5.1 Auto-Detect

Configures the auto-detect circuitry for detecting the speed mode of the CODEC when operating as a slave.

AUTO	Auto-detection of Speed Mode
0	Disabled
1	Enabled
Application:	" <a href="#">Serial Port Clocking</a> " on page 33

#### Notes:

1. The SPEED[1:0] bits are ignored and speed is determined by the MCLK/LRCK ratio.
2. Certain sample and MCLK frequencies require setting the SPEED[1:0] bits, the 32k\_GROUP bit ("32kHz Sample Rate Group" on page 45) and/or the VIDEOCLK bit ("27 MHz Video Clock" on page 45) and RATIO[1:0] bits ("Internal MCLK/LRCK Ratio" on page 45). Low sample rates may also affect dynamic range performance in the typical audio band. Refer to the referenced application for more information.

## 6.5.2 Speed Mode

Configures the speed mode of the CODEC in slave mode and sets the appropriate MCLK divide ratio for LRCK and SCLK in master mode.

SPEED[1:0]	Slave Mode	Master Mode	
	Serial Port Speed	MCLK/LRCK Ratio	SCLK/LRCK Ratio
00	Double-Speed Mode (DSM - 50 kHz -100 kHz Fs)	128	64
01	Single-Speed Mode (SSM - 4 kHz -50 kHz Fs)	256	64
10	Half-Speed Mode (HSM - 12.5kHz -25 kHz Fs)	512	64
11	Quarter-Speed Mode (QSM - 4 kHz -12.5 kHz Fs)	1024	64
<b>Application:</b>	<a href="#">"Serial Port Clocking" on page 33</a>		

**Notes:**

1. Slave/Master Mode is determined by the M/S bit in ["Master/Slave Mode" on page 46](#).
2. Certain sample and MCLK frequencies require setting the SPEED[1:0] bits, the 32k\_GROUP bit (["32kHz Sample Rate Group" on page 45](#)) and/or the VIDEOCLK bit (["27 MHz Video Clock" on page 45](#)) and RATIO[1:0] bits (["Internal MCLK/LRCK Ratio" on page 45](#)). Low sample rates may also affect dynamic range performance in the typical audio band. Refer to the referenced application for more information.
3. These bits are ignored when the AUTO bit (["Auto-Detect" on page 44](#)) is enabled.

## 6.5.3 32kHz Sample Rate Group

Specifies whether or not the input/output sample rate is 8 kHz, 16 kHz or 32 kHz.

32kGROUP	8 kHz, 16 kHz or 32 kHz sample rate?
0	No
1	Yes
<b>Application:</b>	<a href="#">"Serial Port Clocking" on page 33</a>

## 6.5.4 27 MHz Video Clock

Specifies whether or not the external MCLK frequency is 27 MHz

VIDEOCLK	27 MHz MCLK?
0	No
1	Yes
<b>Application:</b>	<a href="#">"Serial Port Clocking" on page 33</a>

## 6.5.5 Internal MCLK/LRCK Ratio

Configures the internal MCLK/LRCK ratio.

RATIO[1:0]	Internal MCLK Cycles per LRCK	SCLK/LRCK Ratio in Master Mode
00	128	64
01	125	62
10	132	66
11	136	68
<b>Application:</b>	<a href="#">"Serial Port Clocking" on page 33</a>	

### 6.5.6 MCLK Divide By 2

Divides the input MCLK by 2 prior to all internal circuitry.

MCLKDIV2	MCLK signal into CODEC
0	No divide
1	Divided by 2
<b>Application:</b>	<a href="#">"Serial Port Clocking" on page 33</a>

**Note:** In slave mode, this bit is ignored when the AUTO bit (["Auto-Detect" on page 44](#)) is disabled.

## 6.6 Interface Control 1 (Address 06h)

7	6	5	4	3	2	1	0
M/S	INV_SCLK	ADCDIF	DSP	DACDIF1	DACDIF0	AWL1	AWL0

### 6.6.1 Master/Slave Mode

Configures the serial port I/O clocking.

M/S	Serial Port Clocks
0	Slave (input ONLY)
1	Master (output ONLY)

### 6.6.2 SCLK Polarity

Configures the polarity of the SCLK signal.

INV_SCLK	SCLK Polarity
0	Not Inverted
1	Inverted

### 6.6.3 ADC Interface Format

Configures the digital interface format for data on SDOUT.

ADCDIF	ADC Interface Format
0	Left Justified
1	I <sup>2</sup> S
<b>Application:</b>	<a href="#">"Digital Interface Formats" on page 35</a>

### 6.6.4 DSP Mode

Configures a data-packed interface format for both the ADC and DAC.

DSP	DSP Mode
0	Disabled
1	Enabled
<b>Application:</b>	<a href="#">"DSP Mode" on page 35</a>

#### Notes:

1. Select the audio word length using the AWL[1:0] bits (["Audio Word Length" on page 47](#)).
2. The interface format for both the ADC and the DAC must be set to "Left-Justified" when DSP Mode is enabled.

### 6.6.5 DAC Interface Format

Configures the digital interface format for data on SDIN.

DACDIF[1:0]	DAC Interface Format
00	Left Justified, up to 24-bit data
01	I <sup>2</sup> S, up to 24-bit data
10	Right Justified
11	Reserved
<b>Application:</b>	<a href="#">"Digital Interface Formats" on page 35</a>

**Note:** Select the audio word length for Right Justified using the AWL[1:0] bits (["Audio Word Length" on page 47](#)).

### 6.6.6 Audio Word Length

Configures the audio sample word length used for the data into SDIN and out of SDOUT.

AWL[1:0]	Audio Word Length	
	DSP Mode	Right Justified (DAC ONLY)
00	32-bit data	24-bit data
01	24-bit data	20-bit data
10	20-bit data	18-bit data
11	16-bit data	16-bit data
<b>Application:</b>	<a href="#">"DSP Mode" on page 35</a>	

**Note:** When the internal MCLK/LRCK ratio is set to 125 in master mode, the 32-bit data width option for DSP Mode is not valid unless SCLK=MCLK.

## 6.7 Interface Control 2 (Address 07h)

7	6	5	4	3	2	1	0
Reserved	SCLK=MCLK	DIGLOOP	3ST_SP	INV_SWCH	BIASLVL2	BIASLVL1	BIASLVL0

### 6.7.1 SCLK equals MCLK

Configures the SCLK signal source for master mode.

SCLK=MCLK	Output SCLK
0	Re-timed signal, synchronously derived from MCLK
1	Non-retimed, MCLK signal

**Note:** This bit is only valid for MCLK = 12.0000 MHz.

### 6.7.2 SDOUT to SDIN Digital Loopback

Configures an internal loops the signal on the SDOUT pin to SDIN.

DIGLOOP	Internal Loopback
0	Disabled; SDOUT internally disconnected from SDIN
1	Enabled; SDOUT internally connected to SDIN

### 6.7.3 Tri-State Serial Port Interface

Determines the state of the serial port drivers.

3ST_SP	Serial Port Status	
	Slave Mode	Master Mode
0	Serial Port clocks are inputs and SDOUT is output	Serial Port clocks and SDOUT are outputs
1	Serial Port clocks are inputs and SDOUT is HI-Z	Serial Port clocks and SDOUT are HI-Z

**Notes:**

1. Slave/Master Mode is determined by the M/S bit in “[Master/Slave Mode](#)” on page 46.
2. When the serial port is tri-stated in master mode, the ADC and DAC serial ports are clocked internally.

### 6.7.4 Speaker/Headphone Switch Invert

Determines the control signal polarity of the SPK/HP\_SW pin.

INV_SWCH	SPK/HP_SW pin 6 Control
0	Not inverted
1	Inverted

### 6.7.5 MIC Bias Level

Sets the output voltage level on the MICBIAS output pin.

BIASLVL[2:0]	Output Bias Level
000	0.5 x VA
001	0.6 x VA
010	0.7 x VA
011	0.8 x VA
100	0.83 x VA
101	0.91 x VA
110	Reserved
111	Reserved

## 6.8 Input x Select: ADCA and PGAA (Address 08h), ADCB and PGAB (Address 09h)

7	6	5	4	3	2	1	0
ADCASEL2	ADCASEL1	ADCASEL0	PGAASEL5	PGAASEL4	PGAASEL3	PGAASEL2	PGAASEL1

### 6.8.1 ADC Input Select

Selects the specified analog input signal into ADCx.

ADCxSEL[2:0]	Selected Input to ADCx
000	AIN1x
001	AIN2x
010	AIN3x
011	AIN4x
100	PGAx - Use PGAxSEL bits (“ <a href="#">PGA Input Mapping</a> ” on page 49) to select input channels
101	Reserved
110	Reserved
111	Reserved
<b>Application:</b>	<a href="#">“Analog Inputs” on page 25</a>

## 6.8.2 PGA Input Mapping

Selects one or sums/mixes the analog input signal into the PGA. Each bit of the PGAx\_SEL[5:1] word corresponds to individual channels (i.e. PGAx\_SEL1 selects AIN1x, PGAx\_SEL2 selects AIN2x, etc.).

PGAxSEL[5:1]	Selected Input to PGAx (Examples)
00000	No inputs selected
00001	AIN1x
00010	AIN2x
00100	AIN3x
01000	AIN4x
10000	MICx; for single-ended MIC inputs, use MICxSEL ("MIC x Select" on page 55) to select MIC 1 or MIC 2; for differential MIC inputs, enable MICxCFG ("MICx Configuration" on page 55)
10001	MICx + AIN1x
10011	MICx + AIN1x + AIN2x
<b>Application:</b>	"Analog Inputs" on page 25

Note: Table does not show all possible combinations.

## 6.9 Analog and HPF Control (Address 0Ah)

7	6	5	4	3	2	1	0
HPFB	HPFRZB	HPFA	HPFRZA	ANLGSTB	ANLGZCB	ANLGSTA	ANLGZCA

### 6.9.1 ADCx High-Pass Filter

Configures the internal high-pass filter after ADCx.

HPFx	High Pass Filter Status
0	Disabled
1	Enabled

### 6.9.2 ADCx High-Pass Filter Freeze

Configures the high pass filter's digital DC subtraction and/or calibration after ADCx.

HPFRZX	High Pass Filter Digital Subtraction
0	Continuous DC Subtraction
1	Frozen DC Subtraction

### 6.9.3 Ch. x Analog Soft Ramp

Configures an incremental volume ramp from the current level to the new level at the specified rate.

ANLGSTx	Volume Changes	Affected Analog Volume Controls	
0	Do not occur with a soft ramp	MICxGAIN[4:0] ("MICx Gain" on page 55), PGAxVOL[5:0] ("PGAx Volume" on page 56), and PASSxVOL[7:0] ("Passthrough x Volume" on page 57)	
1	Occur with a soft ramp		
<b>Ramp Rate:</b>	1/2 dB every 16 LRCK cycles		

### 6.9.4 Ch. x Analog Zero Cross

Configures when the signal level changes occur for the analog volume controls.

ANLGZCx	Volume Changes	Affected Analog Volume Controls
0	Do not occur on a zero crossing	MICxGAIN[4:0] ("MICx Gain" on page 55), PGAxVOL[5:0] ("PGAx Volume" on page 56), and PASSxVOL[7:0] ("Passthrough x Volume" on page 57)
1	Occur on a zero crossing	

**Note:** If the signal does not encounter a zero crossing, the requested volume change will occur after a timeout period of 1024 sample periods (approximately 10.7 ms at 48 kHz sample rate).

## 6.10 ADC HPF Corner Frequency (Address 0Bh)

7	6	5	4	3	2	1	0
Reserved	Reserved	Reserved	Reserved	HPFB_CF1	HPFB_CF0	HPFA_CF1	HPFA_CF0

### 6.10.1 HPFx Corner Frequency

Sets the corner frequency (-3 dB point) for the internal High-Pass Filter (HPF).

HPFx_CF[1:0]	HPF Corner Frequency Setting ( $f_s=48\text{ kHz}$ )
00	Normal setting as specified in "ADC Digital Filter Characteristics" on page 14
01	119 Hz
10	236 Hz
11	464 Hz

## 6.11 Misc. ADC Control (Address 0Ch)

7	6	5	4	3	2	1	0
ADCB=A	DIGMUX	DIGSUM1	DIGSUM0	INV_ADCB	INV_ADCA	ADCBMUTE	ADCAMUTE

### 6.11.1 Analog Front-End Volume Setting B=A

Configures independent or ganged volume control and muting of the analog front end.

ADCB=A	Single Volume Control	Affected Volume Controls
0	Disabled	ADCxVOL[7:0] ("ADCx Volume" on page 57), ADCxMUTE ("ADC Mute" on page 51), ALC and Limiter Attack/Release (page 66 to page 68)
1	Enabled	MICxGAIN[4:0] ("MICx Gain" on page 55), PGAxVOL[5:0] ("PGAx Volume" on page 56), PASSxVOL[7:0] ("Passthrough x Volume" on page 57)

### 6.11.2 Digital MUX

Selects the signal source for the ADC serial port

DIGMUX	SDOUT Signal Source
0	ADC
1	DSP

### 6.11.3 Digital Sum

Configures a mix/swap of ADCA and ADCB.

DIGSUM[1:0]	Serial Output Signal	
	Left Channel	Right Channel
00	ADCA	ADCB
01	(ADCA + ADCB)/2	(ADCA + ADCB)/2
10	(ADCA - ADCB)/2	(ADCA - ADCB)/2
11	ADCB	ADCA

#### **6.11.4 Invert ADC Signal Polarity**

Configures the polarity of the ADC signal.

INV_ADCx	ADC Signal Polarity
0	Not Inverted
1	Inverted

#### **6.11.5 ADC Mute**

Configures a digital mute on ADC channel x.

ADCxMUTE	ADC Mute
0	Disabled
1	Enabled

**Note:** When the ADCxMUTE bit is enabled, the PGA will automatically apply 6 dB of attenuation.

### **6.12 Playback Control 1 (Address 0Dh)**

7	6	5	4	3	2	1	0
HPGAIN2	HPGAIN1	HPGAIN0	PLYBCKB=A	INV_PCMB	INV_PCMA	MSTBMUTE	MSTAMUTE

#### **6.12.1 Headphone Analog Gain**

Selects the gain multiplier for the headphone/line outputs.

HPGAIN[2:0]	Headphone/Line Gain Setting (G)
000	0.3959
001	0.4571
010	0.5111
011	0.6047
100	0.7099
101	0.8399
110	1.000
111	1.1430

**Note:** Refer to “Line Output Voltage Level Characteristics” on page 19 and “Headphone Output Power Characteristics” on page 18.

#### **6.12.2 Playback Volume Setting B=A**

Configures independent or ganged volume control of all playback channels.

PLYBCKB=A	Single Volume Control	Affected Volume Controls
0	Disabled	HPxMUTE (“Playback Control 2 (Address 0Fh)” on page 54), AMIXxVOL[7:0] (“ADC Mixer Channel x Volume” on page 58), PMIXxVOL[7:0] (“PCM Mixer Channel x Volume” on page 58), MSTxVOL[7:0] (“Master Volume Control” on page 63), HPxVOL[7:0] (“Headphone Volume Control” on page 63)
1	Enabled	

### 6.12.3 Invert PCM Signal Polarity

Configures the polarity of the digital input signal.

INV_PCMx	PCM Signal Polarity
0	Not Inverted
1	Inverted

### 6.12.4 Master Playback Mute

Configures a digital mute on the master volume control for channel x.

MSTxMUTE	Master Mute
0	Not Inverted
1	Inverted

**Note:** The muting function is affected by the DIGSFT (“Digital Soft Ramp” on page 53) and DIGZC (“Digital Zero Cross” on page 53) bits.

## 6.13 Miscellaneous Controls (Address 0Eh)

7	6	5	4	3	2	1	0
PASSTHRUB	PASSTHRUA	PASSBMUTE	PASSAMUTE	FREEZE	DEEMPH	DIGSFT	DIGZC

### 6.13.1 Passthrough Analog

Configures an analog passthrough from the PGA inputs to the headphone/line outputs.

PASSTHRUx	Analog In Routed to HP/Line Output
0	Disabled
1	Enabled

**Notes:**

1. The Passthrough volume control is realized using a combination of the PGA volume control settings (“PGAx Volume” on page 56) and the headphone amplifier volume control settings (hidden). When passthrough is enabled and the PGA to ADC path is selected, the signal seen by the ADC will change depending on the passthrough volume setting.

### 6.13.2 Passthrough Mute

Configures an analog mute on the channel x analog in to analog out passthrough.

PASSxMUTE	Passthrough Mute
0	Disabled
1	Enabled

### 6.13.3 Freeze Registers

Configures a hold on all register settings.

FREEZE	Control Port Status
0	Register changes take effect immediately
1	Modifications may be made to all control port registers without the changes taking effect until after the FREEZE is disabled.

**Notes:**

1. Use this bit only to synchronize run-time controls, such as volume and mute, during normal operation.

Using this bit before the relevant circuitry begins normal operation could cause the change to take effect immediately, ignoring the FREEZE bit.

#### **6.13.4 HP/Speaker De-emphasis**

Configures a 15μs/50μs digital de-emphasis filter response on the headphone/line and speaker outputs.

DEEMPHASIS	Control Port Status
0	Disabled
1	Enabled

#### **6.13.5 Digital Soft Ramp**

Configures an incremental volume ramp from the current level to the new level at the specified rate.

DIGSFT	Volume Changes	Affected Digital Volume Controls	
0	Do not occur with a soft ramp	MSTxMUTE ( <a href="#">"Master Playback Mute" on page 52</a> ), HPxMUTE, SPKxMUTE ( <a href="#">"Playback Control 2 (Address 0Fh)" on page 54</a> ), ADCxVOL[7:0] ( <a href="#">"ADCx Volume" on page 57</a> ), AMIXxMUTE, AMIXxVOL[7:0] ( <a href="#">"ADC Mixer Channel x Volume" on page 58</a> ), PMIXxMUTE, PMIXxVOL[7:0] ( <a href="#">"PCM Mixer Channel x Volume" on page 58</a> ), MSTxVOL[7:0] ( <a href="#">"Master Volume Control" on page 63</a> ), HPxVOL[7:0] ( <a href="#">"Headphone Volume Control" on page 63</a> ), SPKxVOL[7:0] ( <a href="#">"Speaker Volume Control" on page 64</a> ), ALC and Limiter Attack/Release ( <a href="#">page 66 to page 68</a> ) Beep Volume ( <a href="#">"Beep Volume" on page 61</a> )	
1	Occur with a soft ramp		
Ramp Rate:		1/8 dB every LRCK cycle	

**Note:** When the DIGSFT bit is enabled, the Master Volume (MSTxVOL[7:0]) transitions are guaranteed to occur with a soft ramp only when bits 7 and 6 in register 29h are set to '00'b.

#### **6.13.6 Digital Zero Cross**

Configures when the signal level changes occur for the digital volume controls.

DIGZC	Volume Changes	Affected Digital Volume Controls
0	Do not occur on a zero crossing	MSTxMUTE ( <a href="#">"Master Playback Mute" on page 52</a> ), AMIXxMUTE, AMIXxVOL[7:0] ( <a href="#">"ADC Mixer Channel x Volume" on page 58</a> ), PMIXxMUTE, PMIXxVOL[7:0] ( <a href="#">"PCM Mixer Channel x Volume" on page 58</a> ), MSTxVOL[7:0] ( <a href="#">"Master Volume Control" on page 63</a> ), ALC and Limiter Attack/Release ( <a href="#">page 66 to page 68</a> ) Beep Volume ( <a href="#">"Beep Volume" on page 61</a> )
1	Occur on a zero crossing	

**Notes:**

1. If the signal does not encounter a zero crossing, the requested volume change will occur after a timeout period between 1024 and 2048 sample periods (21.3 ms to 42.7 ms at 48 kHz sample rate).
2. The zero cross function is independently monitored and implemented for each channel.
3. The DIS\_LIMSFT bit (["Limiter Soft Ramp Disable" on page 65](#)) is ignored when zero cross is enabled.
4. When the DIGZC bit is enabled, the Master Volume (MSTxVOL[7:0]) transitions are guaranteed to occur on a zero cross only if bits 7 and 6 in register 29h are set to '00'b

## 6.14 Playback Control 2 (Address 0Fh)

7	6	5	4	3	2	1	0
HPBMUTE	HPAMUTE	SPKBMUTE	SPKAMUTE	SPKB=A	SPKSWAP	SPKMONO	MUTE50/50

### 6.14.1 Headphone Mute

Configures a digital mute on headphone channel x.

HPxMUTE	Headphone Mute
0	Disabled
1	Enabled

### 6.14.2 Speaker Mute

Configures a digital mute on speaker channel x.

SPKxMUTE	Speaker Mute
0	Disabled
1	Enabled

### 6.14.3 Speaker Volume Setting B=A

Configures independent or ganged volume control of the speaker output.

SPKB=A	Single Volume Control	Affected Volume Controls
0	Disabled	SPKxMUTE ("Speaker Mute" on page 54), SPKxVOL[7:0] ("Speaker Volume Control" on page 64)
1	Enabled	

### 6.14.4 Speaker Channel Swap

Configures a channel swap on the speaker channels.

SPKSWAP	Speaker Output
0	Channel A
1	Channel B
Application:	"Mono Speaker Output Configuration" on page 32

### 6.14.5 Speaker MONO Control

Configures a parallel full-bridge output for the speaker channels.

SPKMONO	Parallel Full Bridge Output
0	Disabled
1	Enabled
Application:	"Mono Speaker Output Configuration" on page 32

### 6.14.6 Speaker Mute 50/50 Control

Configures how the speaker channels mute.

MUTE50/50	Speaker Mute 50/50
0	Disabled; The PWM amplifiers outputs modulated silence when SPKxMUTE is enabled.
1	Enabled; The PWM amplifiers switch at an exact 50%-duty-cycle signal (not modulated) when SPKxMUTE is enabled.

## 6.15 MICx Amp Control:MIC A (Address 10h) and MIC B (Address 11h)

7	6	5	4	3	2	1	0
Reserved	MICxSEL	MICxCFG	MICxGAIN4	MICxGAIN3	MICxGAIN2	MICxGAIN1	MICxGAIN0

### 6.15.1 MIC x Select

Selects one of two single-ended MIC inputs on channel x.

MICxSEL	MIC x Selection
0	MIC 1x
1	MIC 2x
<b>Application:</b>	<a href="#">"MIC Inputs" on page 26</a>

### 6.15.2 MICx Configuration

Configures the input topology for MICx.

MICxCFG	MIC Input Topology
0	Single-Ended
1	Differential
<b>Application:</b>	<a href="#">"MIC Inputs" on page 26</a>

### 6.15.3 MICx Gain

Sets the gain of the microphone pre-amplifier.

MICxGAIN[4:0]	Gain
1 1111	32 dB
...	...
1 0000	32 dB
0 1111	30.5 dB
0 1110	30 dB
...	...
0 0000	16 dB
<b>Step Size:</b>	1 dB (unless otherwise noted)
<b>Application:</b>	<a href="#">"MIC Inputs" on page 26</a>

## 6.16 PGAx Vol. and ALCx Transition Ctl.: ALC, PGA A (Address 12h) and ALC, PGA B (Address 13h)

7	6	5	4	3	2	1	0
ALCxSRDIS	ALCxZCDIS	PGAxVOL5	PGAxVOL4	PGAxVOL3	PGAxVOL2	PGAxVOL1	PGAxVOL0

### 6.16.1 ALCx Soft Ramp Disable

Configures an override of the analog soft ramp setting.

ALCxSRDIS	ALC Soft Ramp Disable
0	OFF; ALC Attack Rate is dictated by the ANLGSFT ("Ch. x Analog Soft Ramp" on page 49) setting
1	ON; ALC volume changes take effect in one step, regardless of the ANLGSFT setting.
<b>Application:</b>	<a href="#">"Automatic Level Control (ALC)" on page 26</a>

### **6.16.2 ALCx Zero Cross Disable**

Configures an override of the analog zero cross setting.

ALCxZCDIS	ALC Zero Cross Disable
0	OFF; ALC Attack Rate is dictated by the ANLGZC ("Ch. x Analog Zero Cross" on page 49) setting
1	ON; ALC volume changes take effect at any time, regardless of the ANLGZC setting.
<b>Application:</b>	"Automatic Level Control (ALC)" on page 26

### **6.16.3 PGAx Volume**

Sets the volume/gain of the Programmable Gain Amplifier (PGA).

PGAxVOL[5:0]	Volume
01 1111	12 dB
...	...
01 1000	12 dB
...	...
00 0001	+0.5 dB
00 0000	0 dB
11 1111	-0.5 dB
...	...
10 1000	-6.0 dB
...	...
10 0000	-6.0 dB
<b>Step Size:</b>	0.5 dB

**Note:** The PGAxVOL bits are ignored when the PASSTHRUX bit ("Passthrough Analog" on page 52) is enabled.

## 6.17 Passthrough x Volume: PASSVOL (Address 14h) and PASSBVOL (Address 15h)

7	6	5	4	3	2	1	0
PASSxVOL7	PASSxVOL6	PASSxVOL5	PASSxVOL4	PASSxVOL3	PASSxVOL2	PASSxVOL1	PASSxVOL0

### 6.17.1 Passthrough x Volume

Sets the volume/gain of the signal routed from the PGA to the headphone/line output.

PASSxVOL[7:0]	Gain
0111 1111	12 dB
...	...
0001 1000	12 dB
...	...
0000 0001	+0.5 dB
0000 0000	0 dB
11111 1111	-0.5 dB
...	...
1000 1000	-60.0 dB
...	...
1000 0000	-60.0 dB
<b>Step Size:</b>	0.5 dB (approximate)
<b>Application:</b>	<a href="#">"Analog In to Analog Out Passthrough" on page 31</a>

#### Notes:

1. This register is ignored when the PASSTHRUx bit (["Passthrough Analog" on page 52](#)) is disabled.
2. The step size may deviate from 0.5 dB at settings below -40 dB. Code settings 0x95, 0xA1, 0xAD, and 0xB9 are not guaranteed to be monotonic.

## 6.18 ADCx Volume Control: ADCAVOL (Address 16h) and ADCBVOL (Address 17h)

7	6	5	4	3	2	1	0
ADCAVOL7	ADCAVOL6	ADCAVOL5	ADCAVOL4	ADCAVOL3	ADCAVOL2	ADCAVOL1	ADCAVOL0

### 6.18.1 ADCx Volume

Sets the volume of the ADC signal out the serial data output (SDOUT).

ADCxVOL[7:0]	Volume
0111 1111	24 dB
...	...
0001 1000	24 dB
...	...
0000 0000	0 dB
1111 1111	-1.0 dB
1111 1110	-2.0 dB
...	...
1010 0000	-96.0 dB
...	...
1000 0000	-96.0 dB
<b>Step Size:</b>	1.0 dB

## 6.19 ADCx Mixer Volume: ADCA (Address 18h) and ADCB (Address 19h)

7	6	5	4	3	2	1	0
AMIXxMUTE	AMIXxVOL6	AMIXxVOL5	AMIXxVOL4	AMIXxVOL3	AMIXxVOL2	AMIXxVOL1	AMIXxVOL0

### 6.19.1 ADC Mixer Channel x Mute

Configures a digital mute on the ADC mix in the DSP.

<b>AMIXxMUTE</b>	<b>ADC Mixer Mute</b>
0	Disabled
1	Enabled

### 6.19.2 ADC Mixer Channel x Volume

Sets the volume/gain of the ADC mix in the DSP.

<b>AMIXxVOL[6:0]</b>	<b>Volume</b>
001 1000	+12.0 dB
...	...
000 0001	+0.5 dB
000 0000	0 dB
111 1111	-0.5 dB
...	...
001 1001	-51.5 dB
<b>Step Size:</b>	0.5 dB

## 6.20 PCMx Mixer Volume: PCMA (Address 1Ah) and PCMB (Address 1Bh)

7	6	5	4	3	2	1	0
PMIXxMUTE	PMIXxVOL6	PMIXxVOL5	PMIXxVOL4	PMIXxVOL3	PMIXxVOL2	PMIXxVOL1	PMIXxVOL0

### 6.20.1 PCM Mixer Channel x Mute

Configures a digital mute on the PCM mix from the serial data input (SDIN) to the DSP.

<b>PMIXxMUTE</b>	<b>PCM Mixer Mute</b>
0	Disabled
1	Enabled

### 6.20.2 PCM Mixer Channel x Volume

Sets the volume/gain of the PCM mix from the serial data input (SDIN) to the DSP.

<b>PMIXxVOL[6:0]</b>	<b>Volume</b>
001 1000	+12.0 dB
...	...
000 0001	+0.5 dB
000 0000	0 dB
111 1111	-0.5 dB
...	...
001 1001	-51.5 dB
<b>Step Size:</b>	0.5 dB

## 6.21 Beep Frequency and On Time (Address 1Ch)

7	6	5	4	3	2	1	0
FREQ3	FREQ2	FREQ1	FREQ0	ONTIME3	ONTIME2	ONTIME1	ONTIME0

### 6.21.1 Beep Frequency

Sets the frequency of the beep signal.

FREQ[3:0]	Frequency ( $F_s = 12, 24, 48$ or $96$ kHz)	Pitch
0000	260.87 Hz	C4
0001	521.74 Hz	C5
0010	585.37 Hz	D5
0011	666.67 Hz	E5
0100	705.88 Hz	F5
0101	774.19 Hz	G5
0110	888.89 Hz	A5
0111	1000.00 Hz	B5
1000	1043.48 Hz	C6
1001	1200.00 Hz	D6
1010	1333.33 Hz	E6
1011	1411.76 Hz	F6
1100	1600.00 Hz	G6
1101	1714.29 Hz	A6
1110	2000.00 Hz	B6
1111	2181.82 Hz	C7
<b>Application:</b>	<a href="#">"Beep Generator" on page 29</a>	

#### Notes:

1. This setting must not change when BEEP is enabled.
2. Beep frequency will scale directly with sample rate,  $F_s$ , but is fixed at the nominal  $F_s$  within each speed mode.

## 6.21.2 Beep On Time

Sets the on duration of the beep signal.

<b>ONTIME[3:0]</b>	<b>On Time (<math>F_s = 12, 24, 48</math> or <math>96</math> kHz)</b>
0000	~86 ms
0001	~430 ms
0010	~780 ms
0011	~1.20 s
0100	~1.50 s
0101	~1.80 s
0110	~2.20 s
0111	~2.50 s
1000	~2.80 s
1001	~3.20 s
1010	~3.50 s
1011	~3.80 s
1100	~4.20 s
1101	~4.50 s
1110	~4.80 s
1111	~5.20 s
<b>Application:</b>	<a href="#">"Beep Generator" on page 29</a>

**Notes:**

1. This setting must not change when BEEP is enabled.
2. Beep on time will scale inversely with sample rate,  $F_s$ , but is fixed at the nominal  $F_s$  within each speed mode.

## 6.22 Beep Volume and Off Time (Address 1Dh)

7	6	5	4	3	2	1	0
OFFTIME2	OFFTIME1	OFFTIME0	BPVOL4	BPVOL3	BPVOL2	BPVOL1	BPVOL0

### 6.22.1 Beep Off Time

Sets the off duration of the beep signal.

<b>OFFTIME[2:0]</b>	<b>Off Time (<math>F_s = 48</math> or <math>96</math> kHz)</b>
000	~1.23 s
001	~2.58 s
010	~3.90 s
011	~5.20 s
100	~6.60 s
101	~8.05 s
110	~9.35 s
111	~10.80 s
<b>Application:</b>	<a href="#">"Beep Generator" on page 29</a>

**Notes:**

1. This setting must not change when BEEP is enabled.
2. Beep off time will scale inversely with sample rate,  $F_s$ , but is fixed at the nominal  $F_s$  within each speed mode.

### 6.22.2 Beep Volume

Sets the volume of the beep signal.

BEEPVOL[4:0]	Gain
00110	+6.0 dB
...	...
00000	-6 dB
11111	-8 dB
11110	-10 dB
...	...
00111	-56 dB
<b>Step Size:</b>	2 dB
<b>Application:</b>	<a href="#">"Beep Generator" on page 29</a>

**Note:** This setting must not change when BEEP is enabled.

## 6.23 Beep and Tone Configuration (Address 1Eh)

7	6	5	4	3	2	1	0
BEEP1	BEEP0	BEEPMIXDIS	TREBCF1	TREBCF0	BASSCF1	BASSCF0	TCEN

### 6.23.1 Beep Configuration

Configures a beep mixed with the HP/Line and SPK output.

BEEP[1:0]	Beep Occurrence
00	Off
01	Single
10	Multiple
11	Continuous
<b>Application:</b>	<a href="#">"Beep Generator" on page 29</a>

**Notes:**

- When used in analog pass-through mode, the output alternates between the signal from the PGA and the beep signal. The beep signal does not mix with the analog signal from the PGA.
- Re-engaging the beep before it has completed its initial cycle will cause the beep signal to remain ON for the maximum ONTIME duration.

### 6.23.2 Beep Mix Disable

Configures how the beep mixes with the serial data input.

BEEPMIXDIS	Beep Output to HP/Line and Speaker
0	Mix Enabled; The beep signal mixes with the digital signal from the serial data input.
1	Mix Disabled; The output alternates between the signal from the serial data input and the beep signal. The beep signal does not mix with the digital signal from the serial data input.
<b>Application:</b>	<a href="#">"Beep Generator" on page 29</a>

**Note:** This setting must not change when BEEP is enabled.

### 6.23.3 Treble Corner Frequency

Sets the corner frequency (-3 dB point) for the treble shelving filter.

TREBCF[1:0]	Treble Corner Frequency Setting
00	5 kHz
01	7 kHz
10	10 kHz
11	15 kHz

### 6.23.4 Bass Corner Frequency

Sets the corner frequency (-3 dB point) for the bass shelving filter.

BASSCF[1:0]	Bass Corner Frequency Setting
00	50 Hz
01	100 Hz
10	200 Hz
11	250 Hz

### 6.23.5 Tone Control Enable

Configures the treble and bass activation.

TCEN	Bass and Treble Control
0	Disabled
1	Enabled
Application:	"Beep Generator" on page 29

## 6.24 Tone Control (Address 1Fh)

7	6	5	4	3	2	1	0
TREB3	TREB2	TREB1	TREB0	BASS3	BASS2	BASS1	BASS0

### 6.24.1 Treble Gain

Sets the gain of the treble shelving filter.

TREB[3:0]	Gain Setting
0000	+12.0 dB
...	...
0111	+1.5 dB
1000	0 dB
1001	-1.5 dB
...	...
1111	-10.5 dB
Step Size:	1.5 dB

### 6.24.2 Bass Gain

Sets the gain of the bass shelving filter.

TREB[3:0]	Gain Setting
0000	+12.0 dB
...	...
0111	+1.5 dB
1000	0 dB
1001	-1.5 dB
...	...
1111	-10.5 dB
<b>Step Size:</b>	1.5 dB

### 6.25 Master Volume Control: MSTA (Address 20h) and MSTB (Address 21h)

7	6	5	4	3	2	1	0
MSTxVOL7	MSTxVOL6	MSTxVOL5	MSTxVOL4	MSTxVOL3	MSTxVOL2	MSTxVOL1	MSTxVOL0

#### 6.25.1 Master Volume Control

Sets the volume of the signal out the DSP.

MSTxVOL[7:0]	Master Volume
0001 1000	+12.0 dB
...	...
0000 0000	0 dB
1111 1111	-0.5 dB
1111 1110	-1.0 dB
...	...
0011 0100	-102 dB
...	...
0001 1001	-102 dB
<b>Step Size:</b>	0.5 dB

### 6.26 Headphone Volume Control: HPA (Address 22h) and HPB (Address 23h)

7	6	5	4	3	2	1	0
HPxVOL7	HPxVOL6	HPxVOL5	HPxVOL4	HPxVOL3	HPxVOL2	HPxVOL1	HPxVOL0

#### 6.26.1 Headphone Volume Control

Sets the volume of the signal out the DAC.

HPxVOL[7:0]	Headphone Volume
0000 0000	0 dB
1111 1111	-0.5 dB
1111 1110	-1.0 dB
...	...
0011 0100	-96.0 dB
...	...
0000 0001	Muted
<b>Step Size:</b>	0.5 dB

## 6.27 Speaker Volume Control: SPKA (Address 24h) and SPKB (Address 25h)

7	6	5	4	3	2	1	0
SPKxVOL7	SPKxVOL6	SPKxVOL5	SPKxVOL4	SPKxVOL3	SPKxVOL2	SPKxVOL1	SPKxVOL0

### 6.27.1 Speaker Volume Control

Sets the volume of the signal out the PWM modulator.

SPKxVOL[7:0]	Speaker Volume
0000 0000	0 dB
1111 1111	-0.5 dB
1111 1110	-1.0 dB
...	...
0100 0000	-96.0 dB
...	...
0000 0001	Muted
<b>Step Size:</b>	0.5 dB

**Note:** The maximum step size error is  $\pm 0.15$  dB.

## 6.28 ADC and PCM Channel Mixer (Address 26h)

7	6	5	4	3	2	1	0
PCMASWP1	PCMASWP0	PCMBSWP1	PCMBSWP0	ADCASWP1	ADCASWP0	ADCBSWP1	ADCBSWP0

### 6.28.1 PCM Mix Channel Swap

Configures a mix/swap of the PCM Mix to the headphone/line or speaker outputs.

PCMxSWP[1:0]	PCM Mix to HP/LINEOUTA	PCM Mix to HP/LINEOUTB
00	Left	Right
01	(Left + Right)/2	(Left + Right)/2
10		
11	Right	Left

### 6.28.2 ADC Mix Channel Swap

Configures a mix/swap of the ADC Mix to the headphone/line or speaker outputs.

ADCxSWP[1:0]	ADC Mix to HP/LINEOUTA Channel	ADC Mix to HP/LINEOUTB Channel
00	Left	Right
01	(Left + Right)/2	(Left + Right)/2
10		
11	Right	Left

## 6.29 Limiter Control 1, Min/Max Thresholds (Address 27h)

7	6	5	4	3	2	1	0
LMAX2	LMAX1	LMAX0	CUSH2	CUSH1	CUSH0	LIMSRDIS	LIMZCDIS

### 6.29.1 Limiter Maximum Threshold

Sets the maximum level, below full scale, at which to limit and attenuate the output signal at the attack rate (LIMARATE - “[Limiter Release Rate](#)” on page 66).

LMAX[2:0]	Threshold Setting
000	0 dB
001	-3 dB
010	-6 dB
011	-9 dB
100	-12 dB
101	-18 dB
110	-24 dB
111	-30 dB
<b>Application:</b>	<a href="#">“Limiter” on page 30</a>

**Note:** Bass, Treble, and digital gain settings that boost the signal beyond the maximum threshold may trigger an attack.

### 6.29.2 Limiter Cushion Threshold

Sets the minimum level at which to disengage the Limiter’s attenuation at the release rate (LIMRRATE - “[Limiter Release Rate](#)” on page 66) until levels lie between the LMAX and CUSH thresholds.

CUSH[2:0]	Threshold Setting
000	0 dB
001	-3 dB
010	-6 dB
011	-9 dB
100	-12 dB
101	-18 dB
110	-24 dB
111	-30 dB
<b>Application:</b>	<a href="#">“Limiter” on page 30</a>

**Note:** This setting is usually set slightly below the LMAX threshold.

### 6.29.3 Limiter Soft Ramp Disable

Configures an override of the digital soft ramp setting.

LIMSRDIS	Limiter Soft Ramp Disable
0	OFF; Limiter Attack Rate is dictated by the DIGSFT (“ <a href="#">Digital Soft Ramp</a> ” on page 53) setting
1	ON; Limiter volume changes take effect in one step, regardless of the DIGSFT setting.
<b>Application:</b>	<a href="#">“Limiter” on page 30</a>

**Note:** This bit is ignored when the DIGZC (“[Digital Zero Cross](#)” on page 53) is enabled.

#### 6.29.4 Limiter Zero Cross Disable

Configures an override of the digital zero-cross setting.

<b>LIMZCDIS</b>	<b>Limiter Zero Cross Disable</b>
0	OFF; Limiter Attack Rate is dictated by the DIGZC ("Digital Zero Cross" on page 53) setting
1	ON; Limiter volume changes take effect in one step, regardless of the DIGZC setting.
<b>Application:</b>	"Limiter" on page 30

### 6.30 Limiter Control 2, Release Rate (Address 28h)

7	6	5	4	3	2	1	0
LIMIT	LIMIT_ALL	LIMRRATE5	LIMRRATE4	LIMRRATE3	LIMRRATE2	LIMRRATE1	LIMRRATE0

#### 6.30.1 Peak Detect and Limiter

Configures the peak-detect and limiter circuitry.

<b>LIMIT</b>	<b>Limiter Status</b>
0	Disabled
1	Enabled
<b>Application:</b>	"Limiter" on page 30

#### 6.30.2 Peak Signal Limit All Channels

Sets how channels are attenuated when the limiter is enabled.

<b>LIMIT_ALL</b>	<b>Limiter action:</b>
0	Apply the necessary attenuation on a specific channel only when the signal amplitude on <i>that</i> specific channel rises above LMAX. Remove attenuation on a specific channel only when the signal amplitude on <i>that</i> specific channel falls below CUSH.
1	Apply the necessary attenuation on BOTH channels when the signal amplitude on any ONE channel rises above LMAX. Remove attenuation on BOTH channels only when the signal amplitude on BOTH channels fall below CUSH.
<b>Application:</b>	"Limiter" on page 30

#### 6.30.3 Limiter Release Rate

Sets the rate at which the limiter releases the digital attenuation from levels below the CUSH[2:0] threshold ("Limiter Cushion Threshold" on page 65) and returns the analog output level to the MSTxVOL[7:0] ("Master Volume Control" on page 63) setting.

<b>LIMRRATE[5:0]</b>	<b>Release Time</b>
00 0000	Fastest Release
...	...
11 1111	Slowest Release
<b>Application:</b>	"Limiter" on page 30

**Note:** The limiter release rate is user-selectable but is also a function of the sampling frequency, Fs, and the DIGSFT ("Digital Soft Ramp" on page 53) and DIGZC ("Digital Zero Cross" on page 53) setting.

## 6.31 Limiter Attack Rate (Address 29h)

7	6	5	4	3	2	1	0
Reserved	Reserved	LIMARATE5	LIMARATE4	LIMARATE3	LIMARATE2	LIMARATE1	LIMARATE0

### 6.31.1 Limiter Attack Rate

Sets the rate at which the limiter applies digital attenuation from levels above the MAX[2:0] threshold (“Limiter Maximum Threshold” on page 65).

LIMARATE[5:0]	Attack Time
00 0000	Fastest Attack
...	...
11 1111	Slowest Attack
<b>Application:</b>	<a href="#">“Limiter” on page 30</a>

**Note:** The limiter attack rate is user-selectable but is also a function of the sampling frequency, Fs, and the DIGSFT (“Digital Soft Ramp” on page 53) and DIGZC (“Digital Zero Cross” on page 53) setting unless the respective disable bit (“Limiter Soft Ramp Disable” on page 65 or “Limiter Zero Cross Disable” on page 66) is enabled.

## 6.32 ALC Enable and Attack Rate (Address 2Ah)

7	6	5	4	3	2	1	0
ALCB	ALCA	ALCARATE5	AALCRATE4	ALCARATE3	ALCARATE2	ALCARATE1	ALCARATE0

### 6.32.1 ALCx Enable

Configures the automatic level controller.

ALC	ALC Status
0	Disabled
1	Enabled
<b>Application:</b>	<a href="#">“Automatic Level Control (ALC)” on page 26</a>

**Notes:**

1. When the ALC is enabled, the digital volume and PGA volume is automatically controlled and should not be adjusted manually.
2. The ALC should only be configured while the power down bit is enabled.
3. The ALC is not available in passthrough mode.

### 6.32.2 ALC Attack Rate

Sets the rate at which the ALC applies analog and/or digital attenuation from levels above the AMAX[2:0] threshold (“ALC Maximum Threshold” on page 68).

LIMARATE[5:0]	Attack Time
00 0000	Fastest Attack
...	...
11 1111	Slowest Attack
<b>Application:</b>	<a href="#">“Automatic Level Control (ALC)” on page 26</a>

**Note:** The ALC attack rate is user-selectable but is also a function of the sampling frequency, Fs, and the ANLGSFTx (“Ch. x Analog Soft Ramp” on page 49) and ANLGZCx (“Ch. x Analog Zero Cross” on page 49) setting unless the respective disable bit (“ALCx Soft Ramp Disable” on page 55 or “ALCx Zero Cross Disable” on page 56) is enabled.

## 6.33 ALC Release Rate (Address 2Bh)

7	6	5	4	3	2	1	0
Reserved	Reserved	ALCRRATE5	ALCRRATE4	ALCRRATE3	ALCRRATE2	ALCRRATE1	ALCRRATE0

### 6.33.1 ALC Release Rate

Sets the rate at which the ALC releases the analog and/or digital attenuation from levels below the MIN[2:0] threshold (“[ALC Minimum Threshold](#)” on page 69) and returns the signal level to the PGAx-VOL[5:0] (“[PGAx Volume](#)” on page 56) and ADCxVOL[7:0] (“[ADCx Volume](#)” on page 57) setting.

ALCRRATE[5:0]	Release Time
00 0000	Fastest Release
...	...
11 1111	Slowest Release
<b>Application:</b>	<a href="#">“Automatic Level Control (ALC)” on page 26</a>

**Notes:**

1. The ALC release rate is user-selectable but is also a function of the sampling frequency, Fs, and the ANLGSFTx (“[Ch. x Analog Soft Ramp](#)” on page 49) and ANLGZCx (“[Ch. x Analog Zero Cross](#)” on page 49) setting.
2. The Release Rate setting must always be slower than the Attack Rate.

## 6.34 ALC Threshold (Address 2Ch)

7	6	5	4	3	2	1	0
ALCMAX2	ALCMAX1	ALCMAX0	ALCMIN2	ALCMIN1	ALCMIN0	Reserved	Reserved

### 6.34.1 ALC Maximum Threshold

Sets the maximum level, below full scale, at which to limit and attenuate the input signal at the attack rate (ALCARATE - “[ALC Attack Rate](#)” on page 67).

MAX[2:0]	Threshold Setting
000	0 dB
001	-3 dB
010	-6 dB
011	-9 dB
100	-12 dB
101	-18 dB
110	-24 dB
111	-30 dB
<b>Application:</b>	<a href="#">“Automatic Level Control (ALC)” on page 26</a>

### 6.34.2 ALC Minimum Threshold

Sets the minimum level at which to disengage the ALC's attenuation or amplify the input signal at the release rate (ALCRRATE - “[ALC Release Rate](#)” on page 68) until levels lie between the ALCMAX and ALCMIN thresholds.

ALCMIN[2:0]	Threshold Setting
000	0 dB
001	-3 dB
010	-6 dB
011	-9 dB
100	-12 dB
101	-18 dB
110	-24 dB
111	-30 dB
<b>Application:</b>	<a href="#">“Automatic Level Control (ALC)” on page 26</a>

**Notes:**

1. This setting is usually set slightly below the ALCMAX threshold.

### 6.35 Noise Gate Control (Address 2Dh)

7	6	5	4	3	2	1	0
NGALL	NG	NG_BOOST	THRESH2	THRESH1	THRESH0	NGDELAY1	NGDELAY0

#### 6.35.1 Noise Gate All Channels

Sets which channels are attenuated when clipping on any single channel occurs.

NGALL	Noise Gate triggered by:
0	Individual channel; Any channel that falls below the threshold setting triggers the noise gate attenuation for both channels.
1	Both channels A and B; Both channels must fall below the threshold setting for the noise gate attenuation to take effect.
<b>Application:</b>	<a href="#">“Noise Gate” on page 27</a>

#### 6.35.2 Noise Gate Enable

Configures the noise gate.

NG	Noise Gate Status
0	Disabled
1	Enabled
<b>Application:</b>	<a href="#">“Noise Gate” on page 27</a>

### 6.35.3 Noise Gate Threshold and Boost

THRESH sets the threshold level of the noise gate. Input signals below the threshold level will be attenuated to -96 dB. NG\_BOOST configures a +30 dB boost to the threshold settings.

THRESH[2:0]	Minimum Setting (NG_BOOST = 0)	Minimum Setting (NG_BOOST = 1)
000	-64 dB	-34 dB
001	-67 dB	-37 dB
010	-70 dB	-40 dB
011	-73 dB	-43 dB
100	-76 dB	-46 dB
101	-82 dB	-52 dB
110	Reserved	-58 dB
111	Reserved	-64 dB
<b>Application:</b>	<a href="#">"Noise Gate" on page 27</a>	

### 6.35.4 Noise Gate Delay Timing

Sets the delay time before the noise gate attacks.

NGDELAY[1:0]	Delay Setting
00	50 ms
01	100 ms
10	150 ms
11	200 ms
<b>Application:</b>	<a href="#">"Noise Gate" on page 27</a>

**Note:** The Noise Gate attack rate is a function of the sampling frequency, Fs, and the ANLGSFTx (["Ch. x Analog Soft Ramp" on page 49](#)) and ANLGZCx (["Ch. x Analog Zero Cross" on page 49](#)) setting unless the respective disable bit (["ALCx Soft Ramp Disable" on page 55](#) or ["ALCx Zero Cross Disable" on page 56](#)) is enabled.

## 6.36 Status (Address 2Eh) (Read Only)

For all bits in this register, a "1" means the associated error condition has occurred at least once since the register was last read. A "0" means the associated error condition has NOT occurred since the last reading of the register. Reading the register resets all bits to 0.

7	6	5	4	3	2	1	0
Reserved	SPCLKERR	DSPAOVFL	DSPBOVFL	PCMAOVFL	PCMBOVFL	ADCAOVFL	ADCBOVFL

### 6.36.1 Serial Port Clock Error (Read Only)

Indicates the status of the MCLK to LRCK ratio.

SPCLKERR	Serial Port Clock Status:
0	MCLK/LRCK ratio is valid.
1	MCLK/LRCK ratio is not valid.
<b>Application:</b>	<a href="#">"Serial Port Clocking" on page 33</a>

**Note:** On initial power up and application of clocks, this bit will report 1 as the serial port re-synchronizes.

### 6.36.2 *DSP Engine Overflow (Read Only)*

Indicates the over-range status in the DSP data path.

DSPxOVFL	DSP Overflow Status:
0	No digital clipping has occurred in the data path after the DSP.
1	Digital clipping has occurred in the data path after the DSP.
<b>Application:</b>	<a href="#">"Analog Outputs" on page 28</a>

### 6.36.3 *PCMx Overflow (Read Only)*

Indicates the over-range status in the PCM mix data path.

PCMxOVFL	PCM Overflow Status:
0	No digital clipping has occurred in the data path of the PCM mix ("PCM Mixer Channel x Volume" on page 58) of the DSP.
1	Digital clipping has occurred in the data path of the PCM mix of the DSP.
<b>Application:</b>	<a href="#">"Analog Outputs" on page 28</a>

### 6.36.4 *ADCx Overflow (Read Only)*

Indicates the over-range status in the ADC signal path.

ADCxOVFL	ADC Overflow Status:
0	No clipping has occurred anywhere in the ADC signal path.
1	Clipping has occurred in the ADC signal path.
<b>Application:</b>	<a href="#">"Analog Inputs" on page 25</a>

## 6.37 Battery Compensation (Address 2Fh)

7	6	5	4	3	2	1	0
BATTCMP	VPMONITOR	Reserved	Reserved	VPREF3	VPREF2	VPREF1	VPREF0

### 6.37.1 *Battery Compensation*

Configures automatic adjustment of the speaker volume when VP deviates from VPREF[3:0].

BATTCMP	Automatic Battery Compensation
0	Disabled
1	Enabled
<b>Application:</b>	<a href="#">"Maintaining a Desired Output Level" on page 33</a>

### 6.37.2 *VP Monitor*

Configures the internal ADC that monitors the VP voltage level.

VPMONITOR	VP ADC Status
0	Disabled
1	Enabled

#### Notes:

1. The internal ADC that monitors the VP supply is enabled automatically when BATTCMP is enabled, regardless of the VPMONITOR setting. Conversely, when BATTCMP is disabled, the ADC may be enabled by enabling VPMONITOR; this provides a convenient battery monitor without enabling battery compensation.
2. When enabled, VPMONITOR remains enabled regardless of the PDN bit setting.

### 6.37.3 VP Reference

Sets the desired VP reference used for battery compensation.

<b>VPREF[3:0]</b>	<b>Desired VP used to calculate the required attenuation on the speaker output:</b>
(for VA = 1.8 V)	
0000	1.5 V
0001	2.0 V
0010	2.5 V
0011	3.0 V
0100	3.5 V
0101	4.0 V
0110	4.5 V
0111	5.0 V
(for VA = 2.5 V)	
1000	1.5 V
1001	2.0 V
1010	2.5 V
1011	3.0 V
1100	3.5 V
1101	4.0 V
1110	4.5 V
1111	5.0 V
<b>Application:</b>	<a href="#">"VP Battery Compensation" on page 33</a>

### 6.38 VP Battery Level (Address 30h) (Read Only)

7	6	5	4	3	2	1	0
VPLVL7	VPLVL6	VPLVL5	VPLVL4	VPLVL3	VPLVL2	VPLVL1	VPLVL0

#### 6.38.1 VP Voltage Level (Read Only)

Indicates the unsigned VP voltage level.

<b>VPLVL[7:0]</b>	<b>VP Voltage</b>
...	
0101 1110	3.0 V (for VA = 2.0 V); apply formula using actual VA voltage to calculate VP voltage.
...	
0111 0010	3.7 V (for VA = 2.0 V); apply formula using actual VA voltage to calculate VP voltage.
...	
<b>Formula:</b>	VP Voltage = (Binary representation of VPLVL[7:0]) * VA / 63.3

### 6.39 Speaker Status (Address 31h) (Read Only)

7	6	5	4	3	2	1	0
Reserved	Reserved	SPKASHRT	SPKBSHRT	SPKR/HP	Reserved	Reserved	Reserved

#### 6.39.1 Speaker Current Load Status (Read Only)

Indicates whether or not any of the speaker outputs is shorted to ground.

<b>SPKxSHRT</b>	<b>Speaker Output Load</b>
0	No overload detected
1	Overload detected

### **6.39.2 SPKR/HP Pin Status (Read Only)**

Indicates the status of the SPKR/HP pin.

SPKR/HP	Pin State
0	Pulled Low
1	Pulled High

### **6.40 Charge Pump Frequency (Address 34h)**

7	6	5	4	3	2	1	0
CHGFREQ3	CHGFREQ2	CHGFREQ1	CHGFREQ0	Reserved	Reserved	Reserved	Reserved

#### **6.40.1 Charge Pump Frequency**

Sets the charge pump frequency on FLYN and FLYP.


CHGFREQ[3:0]	N
0000	0
...	
0101	5
...	
1111	15
<b>Formula:</b>	<b>Frequency = (64xFs)/(N+2)</b>

**Note:** The headphone output THD+N performance may be affected.


## 7. ANALOG PERFORMANCE PLOTS

### 7.1 Headphone THD+N versus Output Power Plots



Test conditions (unless otherwise specified): Input test signal is a 997 Hz sine wave; measurement bandwidth is 10 Hz to 20 kHz;  $F_s = 48$  kHz.



**Figure 22. THD+N vs. Output Power per Channel at 1.8 V (16 Ω load)**




**NOTE:** Graph shows the output power *per channel* (i.e. Output Power = 23 mW into single 16 Ω and 46 mW into stereo 16 Ω with THD+N = -75 dB).




**NOTE:** Graph shows the output power *per channel* (i.e. Output Power = 44 mW into single 16 Ω and 88 mW into stereo 16 Ω with THD+N = -75 dB).

**Figure 23. THD+N vs. Output Power per Channel at 2.5 V (16 Ω load)**




**Figure 24. THD+N vs. Output Power per Channel at 1.8 V (32 Ω load)**



**Figure 25. THD+N vs. Output Power per Channel at 2.5 V (32 Ω load)**

Legend

**NOTE:** Graph shows the output power *per channel* (i.e. Output Power = 22 mW into single 32 Ω and 44 mW into stereo 32 Ω with THD+N = -75 dB).



**NOTE:** Graph shows the output power *per channel* (i.e. Output Power = 42 mW into single 32 Ω and 84 mW into stereo 32 Ω with THD+N = -75 dB).

## 8. EXAMPLE SYSTEM CLOCK FREQUENCIES

\*The "MCLKDIV2" bit must be enabled.

### 8.1 Auto Detect Enabled

Sample Rate LRCK (kHz)	MCLK (MHz)			
	1024x	1536x	2048x*	3072x*
8	8.1920	12.2880	16.3840	24.5760
11.025	11.2896	16.9344	22.5792	33.8688
12	12.2880	18.4320	24.5760	36.8640

Sample Rate LRCK (kHz)	MCLK (MHz)			
	512x	768x	1024x*	1536x*
16	8.1920	12.2880	16.3840	24.5760
22.05	11.2896	16.9344	22.5792	33.8688
24	12.2880	18.4320	24.5760	36.8640

Sample Rate LRCK (kHz)	MCLK (MHz)			
	256x	384x	512x*	768x*
32	8.1920	12.2880	16.3840	24.5760
44.1	11.2896	16.9344	22.5792	33.8688
48	12.2880	18.4320	24.5760	36.8640

Sample Rate LRCK (kHz)	MCLK (MHz)			
	128x	192x	256x*	384x*
64	8.1920	12.2880	16.3840	24.5760
88.2	11.2896	16.9344	22.5792	33.8688
96	12.2880	18.4320	24.5760	36.8640

### 8.2 Auto Detect Disabled

Sample Rate LRCK (kHz)	MCLK (MHz)					
	512x	768x	1024x	1536x	2048x	3072x
8	-	6.1440	8.1920	12.2880	16.3840	24.5760
11.025	-	8.4672	11.2896	16.9344	22.5792	33.8688
12	6.1440	9.2160	12.2880	18.4320	24.5760	36.8640

Sample Rate LRCK (kHz)	MCLK (MHz)					
	256x	384x	512x	768x	1024x	1536x
16	-	6.1440	8.1920	12.2880	16.3840	24.5760
22.05	-	8.4672	11.2896	16.9344	22.5792	33.8688
24	6.1440	9.2160	12.2880	18.4320	24.5760	36.8640

Sample Rate LRCK (kHz)	MCLK (MHz)			
	256x	384x	512x	768x
32	8.1920	12.2880	16.3840	24.5760
44.1	11.2896	16.9344	22.5792	33.8688
48	12.2880	18.4320	24.5760	36.8640

Sample Rate LRCK (kHz)	MCLK (MHz)			
	128x	192x	256x	384x
64	8.1920	12.2880	16.3840	24.5760
88.2	11.2896	16.9344	22.5792	33.8688
96	12.2880	18.4320	24.5760	36.8640

## 9. PCB LAYOUT CONSIDERATIONS

### 9.1 Power Supply and Grounding

As with any high-resolution converter, the CS42L52 requires careful attention to power supply and grounding arrangements if its potential performance is to be realized. [Figure 1 on page 11](#) shows the recommended power arrangements, with VA and VHP connected to clean supplies VD, which powers the digital circuitry, may be run from the system logic supply. Alternatively, VD may be powered from the analog supply via a ferrite bead. In this case, no additional devices should be powered from VD.


Extensive use of power and ground planes, ground plane fill in unused areas and surface mount decoupling capacitors are recommended. Decoupling capacitors should be as close to the pins of the CS42L52 as possible. The low value ceramic capacitor should be closest to the pin and should be mounted on the same side of the board as the CS42L52 to minimize inductance effects.

All signals, especially clocks, should be kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulators. The FILT+ and VQ decoupling capacitors, particularly the 0.1  $\mu\text{F}$ , must be positioned to minimize the electrical path from FILT+ and AGND. The CDB42L52 evaluation board demonstrates the optimum layout and power supply arrangements.


### 9.2 QFN Thermal Pad

The CS42L52 is available in a compact QFN package. The underside of the QFN package reveals a large metal pad that serves as a thermal relief to provide for maximum heat dissipation. This pad must mate with an equally dimensioned copper pad on the PCB and must be electrically connected to ground. A series of vias should be used to connect this copper pad to one or more larger ground planes on other PCB layers. In split ground systems, it is recommended that this thermal pad be connected to AGND for best performance. The CS42L52 evaluation board demonstrates the optimum thermal pad and via configuration.


## 10. ADC AND DAC DIGITAL FILTERS




**Figure 26. ADC Passband Ripple**




**Figure 27. ADC Stopband Rejection**




**Figure 28. ADC Transition Band**




**Figure 29. ADC Transition Band (Detail)**




**Figure 30. DAC Passband Ripple**



**Figure 31. DAC Stopband**



**Figure 32. DAC Transition Band**



**Figure 33. DAC Transition Band (Detail)**

## 11. PARAMETER DEFINITIONS

### Dynamic Range

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified bandwidth. Dynamic Range is a signal-to-noise ratio measurement over the specified band width made with a -60 dBFS signal. 60 dB is added to resulting measurement to refer the measurement to full-scale. This technique ensures that the distortion components are below the noise level and do not affect the measurement. This measurement technique has been accepted by the Audio Engineering Society, AES17-1991, and the Electronic Industries Association of Japan, EIAJ CP-307. Expressed in decibels.

### Total Harmonic Distortion + Noise

The ratio of the rms value of the signal to the rms sum of all other spectral components over the specified band width (typically 10 Hz to 20 kHz), including distortion components. Expressed in decibels. Measured at -1 and -20 dBFS as suggested in AES17-1991 Annex A.

### Frequency Response

A measure of the amplitude response variation from 10 Hz to 20 kHz relative to the amplitude response at 1 kHz. Units in decibels.

### Interchannel Isolation

A measure of crosstalk between the left and right channel pairs. Measured for each channel at the converter's output with no signal to the input under test and a full-scale signal applied to the other channel. Units in decibels.

### Interchannel Gain Mismatch

The gain difference between left and right channel pairs. Units in decibels.

### Gain Drift


The change in gain value with temperature. Units in ppm/°C.

### Offset Error

The deviation of the mid-scale transition (111...111 to 000...000) from the ideal. Units in mV.

## 12. PACKAGE DIMENSIONS

### 40L QFN (6 X 6 mm BODY) PACKAGE DRAWING



	INCHES			MILLIMETERS			NOTE
DIM	MIN	NOM	MAX	MIN	NOM	MAX	
A	--	--	0.0394	--	--	1.00	<a href="#">1</a>
A1	0.0000	--	0.0020	0.00	--	0.05	<a href="#">1</a>
b	0.0071	0.0091	0.0110	0.18	0.23	0.28	<a href="#">1,2</a>
D	0.2362 BSC			6.00 BSC			<a href="#">1</a>
D2	0.1594	0.1614	0.1634	4.05	4.10	4.15	<a href="#">1</a>
E	0.2362 BSC			6.00 BSC			<a href="#">1</a>
E2	0.1594	0.1614	0.1634	4.05	4.10	4.15	<a href="#">1</a>
e	0.0197 BSC			0.50 BSC			<a href="#">1</a>
L	0.0118	0.0157	0.0197	0.30	0.40	0.50	<a href="#">1</a>

**JEDEC #: MO-220**

Controlling Dimension is Millimeters.

1. Dimensioning and tolerance per ASME Y 14.5M-1995.
2. Dimensioning lead width applies to the plated terminal and is measured between 0.20 mm and 0.25 mm from the terminal tip.

## THERMAL CHARACTERISTICS

Parameter	Symbol	Min	Typ	Max	Units
Junction to Ambient Thermal Impedance 2 Layer Board 4 Layer Board	$\theta_{JA}$	-	44 19	-	°C/Watt

## 13.ORDERING INFORMATION

Product	Description	Package	Pb-Free	Grade	Temp Range	Container	Order #
CS42L52	Low-Power, Stereo CODEC with Headphone and Speaker Amps	40L-QFN	Yes	Commercial	-40 to +85° C	Rail	CS42L52-CNZ
						Tape and Reel	CS42L52-CNZR
CDB42L52	CS42L52 Evaluation Board	-	No	-	-	-	CDB42L52
CRD42L52	CS42L52 Reference Design	-	No	-	-	-	CRD42L52

## 14.REFERENCES

- Philips Semiconductor, *The I<sup>2</sup>C-Bus Specification: Version 2.1*, January 2000.  
<http://www.semiconductors.philips.com>.

## 15.REVISION HISTORY

Revision	Changes
F1	Initial draft
F2	<p>Removed the Automotive specification.</p> <p>Added AD0 characteristics to "I/O Pin Characteristics" on page 10.</p> <p>Added AD0 pin to Figure 1. Typical Connection Diagram on page 11.</p> <p>Updated Note 6 on page 15.</p> <p>Updated the V<sub>IH</sub> specification for VL = 1.8 V in "Digital Interface Specifications and Characteristics" on page 22.</p> <p>Updated "PWM Outputs" on page 32 to exclude support of a 384x MCLK to LRCK ratio.</p> <p>Added register commands for entering and exiting DSP 16-bit, 8 kHz Fs, SCLK = MCLK, master mode in section "DSP Mode" on page 35.</p> <p>Updated Section 4.9 "Recommended Power-up Sequence" on page 37.</p> <p>Updated Section 4.10 "Recommended Power-Down Sequence" on page 37.</p> <p>Added a description of the AD0 pin to "I<sup>2</sup>C Control" on page 38.</p> <p>Added AD0 detail to Figure 20. Control Port Timing, I<sup>2</sup>C Write on page 38 and Figure 21. Control Port Timing, I<sup>2</sup>C Read on page 39.</p> <p>Updated the first paragraph in "Register Quick Reference" on page 40 to allow for data sheet-specified control-writes to reserved registers.</p> <p>Removed I<sup>2</sup>C address heading row from "Register Quick Reference" on page 40.</p> <p>Updated notes in "Auto-Detect" on page 44.</p> <p>Updated table in "Speed Mode" on page 45.</p> <p>Added note 1 in "Freeze Registers" on page 52.</p> <p>Updated notes in "Digital Soft Ramp" on page 53.</p> <p>Added note 4 to "Digital Zero Cross" on page 53.</p> <p>Added notes 1 and 2 for ALC configuration in "ALC Enable and Attack Rate (Address 2Ah)" on page 67.</p> <p>Corrected the E2 scale in the package drawing in "Package Dimensions" on page 80.</p>

---

## Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative.

To find one nearest you, go to [www.cirrus.com](http://www.cirrus.com).

---

### IMPORTANT NOTICE

Cirrus Logic, Inc. and its subsidiaries ("Cirrus") believe that the information contained in this document is accurate and reliable. However, the information is subject to change without notice and is provided "AS IS" without warranty of any kind (express or implied). Customers are advised to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. No responsibility is assumed by Cirrus for the use of this information, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. This document is the property of Cirrus and by furnishing this information, Cirrus grants no license, express or implied under any patents, mask work rights, copyrights, trademarks, trade secrets or other intellectual property rights. Cirrus owns the copyrights associated with the information contained herein and gives consent for copies to be made of the information only for use within your organization with respect to Cirrus integrated circuits or other products of Cirrus. This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

Cirrus Logic, Cirrus, and the Cirrus Logic logo designs are trademarks of Cirrus Logic, Inc. All other brand and product names in this document may be trademarks or service marks of their respective owners.

I<sup>2</sup>C is a trademark of Philips Semiconductor.